Naor; Eyal

Patent Applications and Registrations

Patent applications and USPTO patent grants for Naor; Eyal.The latest application filed is for "reducing latency of common source data movement instructions".

Company Profile

32.18.20

Naor; Eyal - Tel-Aviv IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Prefetching data based on register-activity patterns Grant 11,157,281 - Naor , et al. October 26, 2	2021-10-26
Store hit multiple load side register for preventing a subsequent store memory violation Grant 11,144,321 - Fried , et al. October 12, 2	2021-10-12
Reducing latency of common source data movement instructions Grant 11,029,950 - Shapira , et al. June 8, 2	2021-06-08
Heuristic invalidation of non-useful entries in an array Grant 10,977,040 - Cuffney , et al. April 13, 2	2021-04-13
Selective downstream cache processing for data access Grant 10,970,214 - Hinrichs , et al. April 6, 2	2021-04-06
Selective downstream cache processing for data access Grant 10,956,328 - Hinrichs , et al. March 23, 2	2021-03-23
Making precise operand-store-compare predictions to avoid false dependencies Grant 10,929,142 - Alexander , et al. February 23, 2	2021-02-23
Reducing Latency Of Common Source Data Movement Instructions App 20210004228 - Shapira; Yossi ; et al.	2021-01-07
Making Precise Operand-store-compare Predictions To Avoid False Dependencies App 20200301710 - Alexander; Gregory William ; et al.	2020-09-24
Heuristic Invalidation Of Non-useful Entries In An Array App 20200264882 - CUFFNEY; JAMES RAYMOND ; et al.	2020-08-20
Store Hit Multiple Load Side Register For Operand Store Compare App 20200264885 - Fried; Yair ; et al.	2020-08-20
Minimizing cache latencies using set predictors Grant 10,691,604 - Coe , et al.	2020-06-23
Minimizing cache latencies using set predictors Grant 10,684,951 - Coe , et al.	2020-06-16
Executing processor instructions using minimal dependency queue Grant 10,678,549 - Ayzenfeld , et al.	2020-06-09
Hardware-based data prefetching based on loop-unrolled instructions Grant 10,649,777 - Shapira , et al.	2020-05-12
Modified design debugging using differential trace back Grant 10,572,624 - Barak , et al. Feb	2020-02-25
Prefetching Data Based On Register-activity Patterns App 20190361810 - Naor; Eyal ; et al.	2019-11-28
Hardware-based Data Prefetching Based On Loop-unrolled Instructions App 20190347103 - Shapira; Yossi ; et al.	2019-11-14
Modified Design Debugging Using Differential Trace Back App 20190332741 - BARAK; EREZ ; et al.	2019-10-31
Executing Instructions Based On A Shared Physical Register App 20190310856 - Ayzenfeld; Avraham ; et al.	2019-10-10
Selective Downstream Cache Processing For Data Access App 20190294544 - Hinrichs; Willm ; et al.	2019-09-26
Selective Downstream Cache Processing For Data Access App 20190294543 - Hinrichs; Willm ; et al.	2019-09-26
Selective downstream cache processing for data access Grant 10,417,127 - Hinrichs , et al. Sept	2019-09-17
Selective downstream cache processing for data access Grant 10,409,724 - Hinrichs , et al. Sept	2019-09-10
Efficient pointer load and format Grant 10,360,030 - Naor , et al.	2019-07-23
Efficient pointer load and format Grant 10,353,707 - Naor , et al. July 16, 2	2019-07-16
Selective Downstream Cache Processing For Data Access App 20190213129 - Hinrichs; Willm ; et al.	2019-07-11
Error checking of a multi-threaded computer processor design under test Grant 10,324,815 - Barak , et al.	2019-06-18
Executing Processor Instructions Using Minimal Dependency Queue App 20190163481 - AYZENFELD; AVRAHAM ; et al.	2019-05-30
Minimizing Cache Latencies Using Set Predictors App 20190042469 - COE; Dwifuzi ; et al.	2019-02-07
Minimizing Cache Latencies Using Set Predictors App 20190042468 - COE; Dwifuzi ; et al.	2019-02-07
Efficient Pointer Load And Format App 20190018681 - Naor; Eyal ; et al.	2019-01-17
Selective Downstream Cache Processing For Data Access App 20190018773 - Hinrichs; Willm ; et al.	2019-01-17
Selective Downstream Cache Processing For Data Access App 20190018772 - Hinrichs; Willm ; et al.	2019-01-17
Efficient Pointer Load And Format App 20190018683 - Naor; Eyal ; et al.	2019-01-17
Efficient Pointer Load And Format App 20190018682 - Naor; Eyal ; et al.	2019-01-17
Efficient pointer load and format Grant 10,169,041 - Naor , et al. J	2019-01-01
Error Checking Of A Multi-threaded Computer Processor Design Under Test App 20180232292 - Barak; Erez ; et al.	2018-08-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.