loadpatents
name:-0.009896993637085
name:-0.0086441040039062
name:-0.0029060840606689
Nano Silicon Pte. Ltd. Patent Filings

Nano Silicon Pte. Ltd.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nano Silicon Pte. Ltd..The latest application filed is for "output buffer with controlled slew rate for driving a range of capacitive loads".

Company Profile
0.7.6
  • Nano Silicon Pte. Ltd. - Singapore SG
  • Nano Silicon Pte Ltd. -
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Clock recovery method by phase selection
Grant 7,170,963 - Cao January 30, 2
2007-01-30
Low triggering N MOS transistor for ESD protection working under fully silicided process without silicide blocks
Grant 7,154,150 - Hu , et al. December 26, 2
2006-12-26
Output buffer with controlled slew rate for driving a range of capacitive loads
Grant 7,009,435 - Cho , et al. March 7, 2
2006-03-07
Output buffer with controlled slew rate for driving a range of capacitive loads
App 20050200392 - Cho, Jun Ho ;   et al.
2005-09-15
Low triggering N MOS transistor for ESD protection working under fully silicided process without silicide blocks
App 20050036252 - Hu, David ;   et al.
2005-02-17
Low triggering N MOS transistor for electrostatic discharge protection device
Grant 6,787,856 - Hu , et al. September 7, 2
2004-09-07
ESD parasitic bipolar transistors with high resistivity regions in the collector
Grant 6,787,880 - Hu , et al. September 7, 2
2004-09-07
Clock recovery method by phase selection
App 20040136483 - Cao, Jiao Meng
2004-07-15
High Speed Over-sampler Application In A Serial To Parallel Converter
App 20040135711 - Guosheng, Wu
2004-07-15
High speed over-sampler application in a serial to parallel converter
Grant 6,762,560 - Guosheng July 13, 2
2004-07-13
Very high speed arbitrary number of multiple signal multiplexer
App 20040114637 - Jiang, Bian
2004-06-17
Low triggering N MOS transistor for ESD protection working under fully silicided process without silicide blocks
App 20030102487 - Hu, David ;   et al.
2003-06-05
Fully silicide cascaded linked electrostatic discharge protection
Grant 6,507,090 - Hu , et al. January 14, 2
2003-01-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed