NAM; SEOWOO

Patent Applications and Registrations

Patent applications and USPTO patent grants for NAM; SEOWOO.The latest application filed is for "semiconductor device".

Company Profile

1.8.8

NAM; SEOWOO - Seoul KR
Nam; Seowoo - Gyeonggi-do KR
Nam; Seowoo - Delmar NY
Nam; Seowoo - Sunnyvale CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor Device App 20220208673 - LEE; EUI BOK ; et al.	2022-06-30
Dummy gate used as interconnection and method of making the same Grant 10,283,505 - Wang , et al.	2019-05-07
Integrated circuits including magnetic tunnel junctions for magnetoresistive random-access memory and methods for fabricating the same Grant 9,691,971 - Nam , et al. June 27, 2	2017-06-27
Topological method to build self-aligned MTJ without a mask Grant 9,666,791 - Zhang , et al. May 30, 2	2017-05-30
Dummy Gate Used As Interconnection And Method Of Making The Same App 20170141110 - WANG; Wenhui ; et al.	2017-05-18
Dummy gate used as interconnection and method of making the same Grant 9,595,478 - Wang , et al. March 14, 2	2017-03-14
Integrated circuits with self aligned contacts and methods of manufacturing the same Grant 9,576,852 - He , et al. February 21, 2	2017-02-21
Integrated Circuits With Self Aligned Contacts And Methods Of Manufacturing The Same App 20160379881 - He; Ming ; et al.	2016-12-29
Dummy Gate Used As Interconnection And Method Of Making The Same App 20160365288 - WANG; Wenhui ; et al.	2016-12-15
Integrated Circuits Including Magnetic Tunnel Junctions For Magnetoresistive Random-access Memory And Methods For Fabricating The Same App 20160190207 - Nam; Seowoo ; et al.	2016-06-30
Topological Method To Build Self-aligned Mtj Without A Mask App 20160141489 - ZHANG; Xunyuan ; et al.	2016-05-19
Topological method to build self-aligned MTJ without a mask Grant 9,190,260 - Zhang , et al. November 17, 2	2015-11-17
Methods for fabricating integrated circuits using improved masks Grant 9,165,770 - He , et al. October 20, 2	2015-10-20
Methods For Fabricating Integrated Circuits Using Improved Masks App 20150087149 - He; Ming ; et al.	2015-03-26
Methods used in fabricating gates in integrated circuit device structures Grant 6,638,874 - Yi , et al. October 28, 2	2003-10-28
Methods Used In Fabricating Gates In Integrated Circuit Device Structures App 20030186556 - Yi, Sang In ; et al.	2003-10-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.