Nakazato; Shinji
Patent Applications and Registrations
Patent applications and USPTO patent grants for Nakazato; Shinji.The latest application filed is for "semiconductor integrated circuit device".
- Nakazato; Shinji - Maebashi JP
- Nakazato; Shinji - Takasaki JP
- Nakazato, Shinji - Takasaki-shi JP
- Nakazato; Shinji - Koganei JP
| Patent | Date |
|---|---|
| Semiconductor integrated circuit device Grant 7,982,314 - Shinozaki , et al. July 19, 2 | 2011-07-19 |
| Semiconductor integrated circuit device App 20100308458 - Shinozaki; Masao ; et al. | 2010-12-09 |
| Semiconductor integrated circuit device Grant 7,808,107 - Shinozaki , et al. October 5, 2 | 2010-10-05 |
| Semiconductor integrated circuit device App 20090219069 - Shinozaki; Masao ; et al. | 2009-09-03 |
| Semiconductor integrated circuit device Grant 7,547,971 - Shinozaki , et al. June 16, 2 | 2009-06-16 |
| Semiconductor integrated circuit device App 20060006480 - Shinozaki; Masao ; et al. | 2006-01-12 |
| Semiconductor integrated circuit device Grant 6,963,136 - Shinozaki , et al. November 8, 2 | 2005-11-08 |
| Semiconductor memory device Grant 6,864,559 - Nakazato , et al. March 8, 2 | 2005-03-08 |
| Semiconductor memory device Grant 6,740,958 - Nakazato , et al. May 25, 2 | 2004-05-25 |
| Semiconductor integrated circuit device App 20040007778 - Shinozaki, Masao ; et al. | 2004-01-15 |
| Semiconductor memory device App 20030178699 - Nakazato, Shinji ; et al. | 2003-09-25 |
| Semiconductor memory device App 20020153591 - Nakazato, Shinji ; et al. | 2002-10-24 |
| Semiconductor memory device Grant 6,208,010 - Nakazato , et al. March 27, 2 | 2001-03-27 |
| Semiconductor device Grant 5,638,335 - Akiyama , et al. June 10, 1 | 1997-06-10 |
| Semiconductor memory device having separately biased wells for isolation Grant 5,497,023 - Nakazato , et al. March 5, 1 | 1996-03-05 |
| Semiconductor CMOS memory device with separately biased wells Grant 5,386,135 - Nakazato , et al. January 31, 1 | 1995-01-31 |
| Semiconductor memory device having bipolar transistor and structure to avoid soft error Grant 5,324,982 - Nakazato , et al. June 28, 1 | 1994-06-28 |
| Semiconductor memory device Grant 5,148,255 - Nakazato , et al. September 15, 1 | 1992-09-15 |
| Memory device with improved common data line bias arrangement Grant 5,050,127 - Mitsumoto , et al. * September 17, 1 | 1991-09-17 |
| Semiconductor device Grant 4,868,626 - Nakazato , et al. * September 19, 1 | 1989-09-19 |
| Memory device with improved common data line bias arrangement Grant 4,829,479 - Mitsumoto , et al. May 9, 1 | 1989-05-09 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 