NAKAYAMA; Akitsugu

Patent Applications and Registrations

Patent applications and USPTO patent grants for NAKAYAMA; Akitsugu.The latest application filed is for "operation model generator and operation model generation method".

Company Profile

1.5.6

NAKAYAMA; Akitsugu - Fukuoka JP
Nakayama; Akitsugu - Yokohama JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Operation Model Generator And Operation Model Generation Method App 20190147124 - NAKAYAMA; Akitsugu ; et al.	2019-05-16
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device Grant 8,225,243 - Koga , et al. July 17, 2	2012-07-17
Memory construction apparatus for forming logical memory space Grant 7,805,688 - Yamakawa , et al. September 28, 2	2010-09-28
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device App 20100070943 - Koga; Chiaki ; et al.	2010-03-18
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device Grant 7,650,586 - Koga , et al. January 19, 2	2010-01-19
Method of creating a netlist for an FPGA and an ASIC Grant 7,647,575 - Koga , et al. January 12, 2	2010-01-12
Memory construction apparatus App 20070180213 - Yamakawa; Noritoshi ; et al.	2007-08-02
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device Grant 7,219,311 - Koga , et al. May 15, 2	2007-05-15
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device App 20070083845 - Koga; Chiaki ; et al.	2007-04-12
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device App 20070083840 - Koga; Chiaki ; et al.	2007-04-12
Development method for integrated circuits, program storage medium for storing the development method for integrated circuits, and concurrent development system, development program, and development method of ASIC and programmable logic device App 20050071787 - Koga, Chiaki ; et al.	2005-03-31

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.