loadpatents
name:-0.012807846069336
name:-0.0099730491638184
name:-0.0078258514404297
Nakatsuji; Hiroshi Patent Filings

Nakatsuji; Hiroshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nakatsuji; Hiroshi.The latest application filed is for "static random access memory cell employing n-doped pfet gate electrodes and methods of manufacturing the same".

Company Profile
8.15.13
  • Nakatsuji; Hiroshi - Yokkaichi JP
  • NAKATSUJI; HIROSHI - Sakai City JP
  • Nakatsuji; Hiroshi - Osaka JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Static random access memory cell employing n-doped PFET gate electrodes and methods of manufacturing the same
Grant 11,088,152 - Nakatsuji , et al. August 10, 2
2021-08-10
Static Random Access Memory Cell Employing N-doped Pfet Gate Electrodes And Methods Of Manufacturing The Same
App 20200295012 - NAKATSUJI; Hiroshi ;   et al.
2020-09-17
CMOS devices containing asymmetric contact via structures
Grant 10,770,459 - Iwata , et al. Sep
2020-09-08
Static random access memory cell employing n-doped PFET gate electrodes and methods of manufacturing the same
Grant 10,714,486 - Nakatsuji , et al.
2020-07-14
Static Random Access Memory Cell Employing N-doped Pfet Gate Electrodes And Methods Of Manufacturing The Same
App 20200091157 - NAKATSUJI; Hiroshi ;   et al.
2020-03-19
Cmos Devices Containing Asymmetric Contact Via Structures And Method Of Making The Same
App 20190296012 - Iwata; Dai ;   et al.
2019-09-26
CMOS devices containing asymmetric contact via structures and method of making the same
Grant 10,355,017 - Nakatsuji , et al. July 16, 2
2019-07-16
Three-dimensional memory device containing hydrogen diffusion barrier layer for CMOS under array architecture and method of making thereof
Grant 10,290,645 - Nakatsuji , et al.
2019-05-14
Three-dimensional Memory Device Containing Hydrogen Diffusion Barrier Layer For Cmos Under Array Architecture And Method Of Making Thereof
App 20190006381 - NAKATSUJI; Hiroshi ;   et al.
2019-01-03
Semiconductor Device, And Method For Manufacturing Same
App 20190006523 - NAKATSUJI; HIROSHI
2019-01-03
Semiconductor device, method for manufacturing same, and display device
Grant 8,999,823 - Makita , et al. April 7, 2
2015-04-07
Semiconductor device, method for manufacturing same, and display device
Grant 8,829,526 - Nakatsuji September 9, 2
2014-09-09
Semiconductor device and method for manufacturing same
Grant 8,686,480 - Itoh , et al. April 1, 2
2014-04-01
Semiconductor device, method for manufacturing same, and display device
Grant 8,460,954 - Yamanaka , et al. June 11, 2
2013-06-11
Semiconductor Device And Method For Manufacturing Same
App 20130099290 - Itoh; Tsuyoshi ;   et al.
2013-04-25
Semiconductor device and display device
Grant 8,415,678 - Yamanaka , et al. April 9, 2
2013-04-09
Method For Manufacturing Semiconductor Device
App 20130078787 - Nakatsuji; Hiroshi ;   et al.
2013-03-28
Semiconductor Device, Method For Manufacturing Same, And Display Device
App 20120068182 - Yamanaka; Masaki ;   et al.
2012-03-22
Semiconductor Device, Method For Manufacturing Same, And Display Device
App 20110273390 - Nakatsuji; Hiroshi
2011-11-10
Semiconductor Device, Method For Manufacturing Same, And Display Device
App 20110261019 - Makita; Naoki ;   et al.
2011-10-27
Semiconductor Device, Method For Manufacturing Same, And Display Device
App 20110198608 - Yamanaka; Masaki ;   et al.
2011-08-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed