loadpatents
name:-0.28892683982849
name:-0.015138149261475
name:-0.0055270195007324
Nakata; Alana Patent Filings

Nakata; Alana

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nakata; Alana.The latest application filed is for "semiconductor devices with back surface isolation".

Company Profile
4.28.24
  • Nakata; Alana - Redondo Beach CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor devices with back surface isolation
Grant 10,600,674 - Lidow , et al.
2020-03-24
Semiconductor Devices With Back Surface Isolation
App 20190252238 - Lidow; Alexander ;   et al.
2019-08-15
Gate with self-aligned ledge for enhancement mode GaN transistors
Grant 10,312,335 - Cao , et al.
2019-06-04
GaN transistors with polysilicon layers used for creating additional components
Grant 10,312,260 - Cao , et al.
2019-06-04
Semiconductor devices with back surface isolation
Grant 10,312,131 - Lidow , et al.
2019-06-04
Flip chip interconnection with reduced current density
Grant 10,090,274 - Strittmatter , et al. October 2, 2
2018-10-02
GaN transistors with polysilicon layers used for creating additional components
Grant 9,837,438 - Cao , et al. December 5, 2
2017-12-05
GaN TRANSISTORS WITH POLYSILICON LAYERS USED FOR CREATING ADDITIONAL COMPONENTS
App 20170330898 - Cao; Jianjun ;   et al.
2017-11-16
GATE WITH SELF-ALIGNED LEDGE FOR ENHANCEMENT MODE GaN TRANSISTORS
App 20170317179 - Cao; Jianjun ;   et al.
2017-11-02
Gate with self-aligned ledged for enhancement mode GaN transistors
Grant 9,748,347 - Cao , et al. August 29, 2
2017-08-29
Semiconductor Devices With Back Surface Isolation
App 20170162429 - Lidow; Alexander ;   et al.
2017-06-08
Semiconductor devices with back surface isolation
Grant 9,607,876 - Lidow , et al. March 28, 2
2017-03-28
Integrated circuit with matching threshold voltages and method for making same
Grant 9,583,480 - Cao , et al. February 28, 2
2017-02-28
GATE WITH SELF-ALIGNED LEDGED FOR ENHANCEMENT MODE GaN TRANSISTORS
App 20170047414 - Cao; Jianjun ;   et al.
2017-02-16
GaN device with reduced output capacitance and process for making same
Grant 9,331,191 - Colino , et al. May 3, 2
2016-05-03
Integrated Circuit With Matching Threshold Voltages And Method For Making Same
App 20160111416 - Cao; Jianjun ;   et al.
2016-04-21
Gan Transistors With Polysilicon Layers Used For Creating Additional Components
App 20160086980 - Cao; Jianjun ;   et al.
2016-03-24
GATE WITH SELF-ALIGNED LEDGED FOR ENHANCEMENT MODE GaN TRANSISTORS
App 20160035847 - Cao; Jianjun ;   et al.
2016-02-04
Integrated circuit with matching threshold voltages and method for making same
Grant 9,214,399 - Cao , et al. December 15, 2
2015-12-15
Method to fabricate self-aligned isolation in gallium nitride devices and integrated circuits
Grant 9,214,528 - Zhou , et al. December 15, 2
2015-12-15
GaN transistors with polysilicon layers for creating additional components
Grant 9,214,461 - Cao , et al. December 15, 2
2015-12-15
Isolation structure in gallium nitride devices and integrated circuits
Grant 9,171,911 - Zhou , et al. October 27, 2
2015-10-27
Flip Chip Interconnection With Reduced Current Density
App 20150270241 - STRITTMATTER; ROBERT ;   et al.
2015-09-24
Enhancement mode gallium nitride transistor with improved gate characteristics
Grant 8,969,918 - Lidow , et al. March 3, 2
2015-03-03
Integrated Circuit With Matching Threshold Voltages And Method For Making Same
App 20150034962 - Cao; Jianjun ;   et al.
2015-02-05
GaN DEVICE WITH REDUCED OUTPUT CAPACITANCE AND PROCESS FOR MAKING SAME
App 20150028390 - Colino; Stephen L. ;   et al.
2015-01-29
GaN TRANSISTORS WITH POLYSILICON LAYERS FOR CREATING ADDITIONAL COMPONENTS
App 20150028384 - Cao; Jianjun ;   et al.
2015-01-29
Method To Fabricate Self-aligned Isolation In Gallium Nitride Devices And Integrated Circuits
App 20150011057 - Zhou; Chunhua ;   et al.
2015-01-08
Isolation Structure In Gallium Nitride Devices And Integrated Circuits
App 20150008442 - Zhou; Chunhua ;   et al.
2015-01-08
Enhancement mode GaN HEMT device
Grant 8,890,168 - Lidow , et al. November 18, 2
2014-11-18
Ion implanted and self aligned gate structure for GaN transistors
Grant 8,853,749 - Lidow , et al. October 7, 2
2014-10-07
Enhancement mode GaN HEMT device with gate spacer and method for fabricating the same
Grant 8,823,012 - Lidow , et al. September 2, 2
2014-09-02
Bumped, self-isolated GaN transistor chip with electrically isolated back surface
Grant 8,785,974 - Lidow , et al. July 22, 2
2014-07-22
ENHANCEMENT MODE GaN HEMT DEVICE
App 20130234153 - Lidow; Alexander ;   et al.
2013-09-12
Enhancement mode GaN HEMT device and method for fabricating the same
Grant 8,404,508 - Lidow , et al. March 26, 2
2013-03-26
Compensated gate MISFET and method for fabricating the same
Grant 8,350,294 - Lidow , et al. January 8, 2
2013-01-08
ION IMPLANTED AND SELF ALIGNED GATE STRUCTURE FOR GaN TRANSISTORS
App 20120193688 - Lidow; Alexander ;   et al.
2012-08-02
ENHANCEMENT MODE GaN HEMT DEVICE WITH GATE SPACER AND METHOD FOR FABRICATING THE SAME
App 20120175631 - Lidow; Alexander ;   et al.
2012-07-12
Semiconductor Devices With Back Surface Isolation
App 20120153300 - Lidow; Alexander ;   et al.
2012-06-21
Semiconductor device package with internal device protection
Grant 8,102,668 - Hauenstein , et al. January 24, 2
2012-01-24
Via Structure Of A Semiconductor Device And Method For Fabricating The Same
App 20110248283 - Cao; Jianjun ;   et al.
2011-10-13
Compensated Gate Misfet And Method For Fabricating The Same
App 20100258848 - Lidow; Alexander ;   et al.
2010-10-14
ENHANCEMENT MODE GaN HEMT DEVICE AND METHOD FOR FABRICATING THE SAME
App 20100258843 - Lidow; Alexander ;   et al.
2010-10-14
BUMPED, SELF-ISOLATED GaN TRANSISTOR CHIP WITH ELECTRICALLY ISOLATED BACK SURFACE
App 20100258844 - Lidow; Alexander ;   et al.
2010-10-14
Enhancement Mode Gallium Nitride Transistor With Improved Gate Characteristics
App 20100258842 - Lidow; Alexander ;   et al.
2010-10-14
Semiconductor Device Package With Internal Device Protection
App 20090279220 - Hauenstein; Henning M. ;   et al.
2009-11-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed