Nakai; Tamio
Patent Applications and Registrations
Patent applications and USPTO patent grants for Nakai; Tamio.The latest application filed is for "array substrate comprising semiconductor contact layers having same outline as signal lines".
- Nakai; Tamio - Tokyo JP
| Patent | Date |
|---|---|
| Array substrate comprising semiconductor contact layers having same outline as signal lines Grant 6,078,366 - Dohjo , et al. June 20, 2 | 2000-06-20 |
| Array substrate for display device and manufacturing method thereof Grant 6,028,652 - Dohjo , et al. February 22, 2 | 2000-02-22 |
| Array substrate for displaying device with capacitor lines having particular connections Grant 5,966,190 - Dohjo , et al. October 12, 1 | 1999-10-12 |
| Array substrate with bus lines takeout/terminal sections having multiple conductive layers Grant 5,835,177 - Dohjo , et al. November 10, 1 | 1998-11-10 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 