loadpatents
name:-0.0090959072113037
name:-0.0091898441314697
name:-0.00048613548278809
Nair; Rajesh S. Patent Filings

Nair; Rajesh S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nair; Rajesh S..The latest application filed is for "geomechanics informed machine intelligence".

Company Profile
0.7.6
  • Nair; Rajesh S. - Houston TX
  • Nair; Rajesh S. - Chandler AZ
  • Nair; Rajesh S. - Milpitas CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Geomechanics Informed Machine Intelligence
App 20220292338 - Nair; Rajesh S. ;   et al.
2022-09-15
Method of forming an EPROM cell and structure therefor
Grant 7,365,383 - Nemtsev , et al. April 29, 2
2008-04-29
Semiconductor structure with improved on resistance and breakdown voltage performance
Grant 7,276,766 - Tu , et al. October 2, 2
2007-10-02
Semiconductor structure with improved on resistance and breakdown voltage performance
App 20070023827 - Tu; Shanghui Larry ;   et al.
2007-02-01
High voltage lateral FET structure with improved on resistance performance
Grant 7,126,166 - Nair , et al. October 24, 2
2006-10-24
Method of forming an EPROM cell and structure therefor
App 20060177982 - Nemtsev; Gennadiy ;   et al.
2006-08-10
Method of forming an EPROM cell and structure therefor
Grant 7,052,959 - Nemtsev , et al. May 30, 2
2006-05-30
Lateral FET structure with improved blocking voltage and on resistance performance and method
Grant 6,982,461 - Hossain , et al. January 3, 2
2006-01-03
High voltage lateral FET structure with improved on resistance performance
App 20050218431 - Nair, Rajesh S. ;   et al.
2005-10-06
Method of forming an EPROM cell and structure therefor
App 20050153512 - Nemtsev, Gennadiy ;   et al.
2005-07-14
Lateral FET structure with improved blocking voltage and on resistance performance and method
App 20050127438 - Hossain, Zia ;   et al.
2005-06-16
Method of forming a semiconductor device and structure therefor
Grant 6,613,622 - Nair , et al. September 2, 2
2003-09-02
Method of forming a semiconductor device and structure therefor
Grant 6,589,845 - Nair , et al. July 8, 2
2003-07-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed