Nahir; Amir

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nahir; Amir.The latest application filed is for "validation of multiprocessor hardware component".

Company Profile

5.22.21

Nahir; Amir - Megadim IL
Nahir; Amir - Megadin IL
Nahir; Amir - Haifa IL
Nahir; Amir - Kfar Vitkin N/A IL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Validation of multiprocessor hardware component Grant 10,983,887 - Park , et al. April 20, 2	2021-04-20
Validation Of Multiprocessor Hardware Component App 20200151074 - Park; Sung-Boem ; et al.	2020-05-14
Validation of multiprocessor hardware component Grant 10,528,443 - Park , et al. J	2020-01-07
Distributed cloud computing elasticity Grant 10,387,208 - Nahir , et al. A	2019-08-20
Efficiency of cycle-reproducible debug processes in a multi-core environment Grant 9,852,037 - Klazynski , et al. December 26, 2	2017-12-26
Concurrent validation of hardware units Grant 9,804,911 - Nahir , et al. October 31, 2	2017-10-31
Efficiency of cycle-reproducible debug processes in a multi-core environment Grant 9,678,151 - Klazynski , et al. June 13, 2	2017-06-13
Efficiency of cycle-reproducible debug processes in a multi-core environment Grant 9,626,265 - Klazynski , et al. April 18, 2	2017-04-18
Test generation using expected mode of the target hardware device Grant 9,626,267 - Park , et al. April 18, 2	2017-04-18
Efficiency Of Cycle-reproducible Debug Processes In A Multi-core Environment App 20170103008 - Klazynski; James N. ; et al.	2017-04-13
Architectural failure analysis Grant 9,569,345 - Friedler , et al. February 14, 2	2017-02-14
Efficiency Of Cycle-reproducible Debug Processes In A Multi-core Environment App 20160377680 - Klazynski; James N. ; et al.	2016-12-29
Efficiency Of Cycle-reproducible Debug Processes In A Multi-core Environment App 20160378581 - Klazynski; James N. ; et al.	2016-12-29
Efficiency Of Cycle-reproducible Debug Processes In A Multi-core Environment App 20160378626 - Klazynski; James N. ; et al.	2016-12-29
Efficiency of cycle-reproducible debug processes in a multi-core environment Grant 9,513,985 - Klazynski , et al. December 6, 2	2016-12-06
Concurrent Validation Of Hardware Units App 20160350163 - Nahir; Amir ; et al.	2016-12-01
Test Generation Using Expected Mode Of The Target Hardware Device App 20160224448 - Park; Sung-Boem ; et al.	2016-08-04
Validation Of Multiprocessor Hardware Component App 20160224452 - Park; Sung-Boem ; et al.	2016-08-04
Solving constraint satisfaction problems using a field programmable gate array Grant 9,337,845 - Averbouch , et al. May 10, 2	2016-05-10
Control flow error localization Grant 9,251,045 - Friedler , et al. February 2, 2	2016-02-02
Distributed Cloud Computing Elasticity App 20160019074 - Nahir; Amir ; et al.	2016-01-21
Solving Constraint Satisfaction Problems Using A Field Programmable Gate Array App 20150365092 - Averbouch; Ilia ; et al.	2015-12-17
Architectural Failure Analysis App 20150186250 - Friedler; Ophir ; et al.	2015-07-02
Control Flow Error Localization App 20150186251 - Friedler; Ophir ; et al.	2015-07-02
Post-silicon validation using a partial reference model Grant 8,990,622 - Landa , et al. March 24, 2	2015-03-24
Method and apparatus for post-silicon testing Grant 8,892,386 - Adir , et al. November 18, 2	2014-11-18
Hardware verification using acceleration platform Grant 8,832,502 - Dusanapudi , et al. September 9, 2	2014-09-09
Method, apparatus and product for testing transactions Grant 8,806,270 - Adir , et al. August 12, 2	2014-08-12
Hardware verification using ACCELERATION platform App 20140032966 - Dusanapudi; Manoj ; et al.	2014-01-30
Post-silicon validation using a partial reference model App 20140032969 - Landa; Shimon ; et al.	2014-01-30
METHOD, APPARATUS and product FOR testing transactions App 20130124920 - Adir; Allon ; et al.	2013-05-16
Method And Apparatus For Post-silicon Testing App 20130013246 - Adir; Allon ; et al.	2013-01-10
Generating a combination exerciser for executing tests on a circuit Grant 8,224,614 - Adir , et al. July 17, 2	2012-07-17
Generating A Combination Exerciser For Executing Tests On A Circuit App 20110106482 - Adir; Allon ; et al.	2011-05-05
Random test generation using an optimization solver Grant 7,530,036 - Nahir , et al. May 5, 2	2009-05-05
Random Test Generation Using An Optimization Solver App 20080195982 - Nahir; Amir ; et al.	2008-08-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.