loadpatents
Patent applications and USPTO patent grants for NAGARANDAL; Ajay.The latest application filed is for "high-speed functional protocol based test and debug".
Patent | Date |
---|---|
High-speed Functional Protocol Based Test And Debug App 20220120811 - SINHA; Anubhav ;   et al. | 2022-04-21 |
Constraint based bit-stream compression in hardware for programmable devices Grant 10,152,566 - Nagarandal , et al. Dec | 2018-12-11 |
Behavioral simulation model for clock-data recovery phase-locked loop Grant 9,898,561 - Zhou , et al. February 20, 2 | 2018-02-20 |
Behavioral Simulation Model For Clock-data Recovery Phase-locked Loop App 20160350455 - Zhou; Bo ;   et al. | 2016-12-01 |
Automatic test pattern generation tool with feedback path capabilities for testing circuits with repeating blocks Grant 7,539,957 - Nagarandal May 26, 2 | 2009-05-26 |
Techniques for automatically generating tests for programmable circuits Grant 7,024,327 - Dastidar , et al. April 4, 2 | 2006-04-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.