Nag; Joyeeta

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nag; Joyeeta.The latest application filed is for "bonded memory devices and methods of making the same".

Company Profile

4.17.19

Nag; Joyeeta - Wappingers Falls NY
NAG; Joyeeta - San Jose CA
Nag; Joyeeta - Clifton Park NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Self-aligned via interconnect structures Grant 11,348,832 - Backes , et al. May 31, 2	2022-05-31
Bonded Memory Devices And Methods Of Making The Same App 20220165937 - LILLE; Jeffrey ; et al.	2022-05-26
Ferroelectric Field Effect Transistors Having Enhanced Memory Window And Methods Of Making The Same App 20220157966 - PRASAD; Bhagwati ; et al.	2022-05-19
Ferroelectric Field Effect Transistors Having Enhanced Memory Window And Methods Of Making The Same App 20220157852 - PRASAD; Bhagwati ; et al.	2022-05-19
Bonded Memory Devices And Methods Of Making The Same App 20210407943 - RAJASHEKHAR; Adarsh ; et al.	2021-12-30
Memory device containing ovonic threshold switch material thermal isolation and method of making the same Grant 11,031,435 - Grobis , et al. June 8, 2	2021-06-08
Memory Device Containing Ovonic Threshold Switch Material Thermal Isolation And Method Of Making The Same App 20200395410 - GROBIS; Michael ; et al.	2020-12-17
Self-aligned via interconnect structures Grant 10,727,122 - Backes , et al.	2020-07-28
Self-aligned Via Interconnect Structures App 20190326170 - BACKES; Benjamin C. ; et al.	2019-10-24
Self-aligned via interconnect structures Grant 10,395,984 - Backes , et al. A	2019-08-27
Fabrication of IC structure with metal plug Grant 9,793,216 - Nag , et al. October 17, 2	2017-10-17
Low-loss large-grain optical waveguide for interconnecting components integrated on a glass substrate Grant 9,784,917 - Gates , et al. October 10, 2	2017-10-10
Gate stack for integrated circuit structure and method of forming same Grant 9,748,235 - Dasgupta , et al. August 29, 2	2017-08-29
Integrated Circuit Having Improved Electromigration Performance And Method Of Forming Same App 20170236780 - Nag; Joyeeta ; et al.	2017-08-17
Gate Stack For Integrated Circuit Structure And Method Of Forming Same App 20170221889 - Dasgupta; Aritra ; et al.	2017-08-03
Fabrication Of Ic Structure With Metal Plug App 20170213792 - Nag; Joyeeta ; et al.	2017-07-27
Integrated circuit having improved electromigration performance and method of forming same Grant 9,679,810 - Nag , et al. June 13, 2	2017-06-13
Laser anneal of buried metallic interconnects including through silicon vias Grant 9,620,396 - Gluschenkov , et al. April 11, 2	2017-04-11
Low-Loss Large-Grain Optical Waveguide For Interconnecting Components Integrated On A Glass Substrate App 20170097467 - Gates; Stephen M. ; et al.	2017-04-06
Integrated circuit barrierless microfluidic channel Grant 9,502,325 - Clevenger , et al. November 22, 2	2016-11-22
Low-loss large-grain optical waveguide for interconnecting components integrated on a glass substrate Grant 9,472,710 - Gates , et al. October 18, 2	2016-10-18
Laser anneal of buried metallic interconnects including through silicon vias Grant 9,455,185 - Gluschenkov , et al. September 27, 2	2016-09-27
Integrated Circuit Barrierless Microfluidic Channel App 20160254208 - Clevenger; Lawrence A. ; et al.	2016-09-01
Formation of finFET junction Grant 9,431,485 - Ahmed , et al. August 30, 2	2016-08-30
Constrained nanosecond laser anneal of metal interconnect structures Grant 9,412,658 - Gluschenkov , et al. August 9, 2	2016-08-09
Self-aligned Via Interconnect Structures App 20160197038 - BACKES; Benjamin C. ; et al.	2016-07-07
Self-aligned Via Interconnect Structures App 20160197013 - BACKES; Benjamin C. ; et al.	2016-07-07
Integrated circuit barrierless microfluidic channel Grant 9,385,062 - Clevenger , et al. July 5, 2	2016-07-05
Integrated Circuit Barrierless Microfluidic Channel App 20160181153 - Clevenger; Lawrence A. ; et al.	2016-06-23
Formation Of Finfet Junction App 20160181367 - Ahmed; Shafaat ; et al.	2016-06-23
Integrated Circuit Barrierless Microfluidic Channel App 20160181173 - Clevenger; Lawrence A. ; et al.	2016-06-23
Integrated circuit barrierless microfluidic channel Grant 9,373,561 - Clevenger , et al. June 21, 2	2016-06-21
Self-aligned Via Interconnect Structures App 20160163587 - BACKES; Benjamin C. ; et al.	2016-06-09
Methods to form conductive thin film structures Grant 9,362,230 - Clevenger , et al. June 7, 2	2016-06-07
Constrained Nanosecond Laser Anneal Of Metal Interconnect Structures App 20160086849 - Gluschenkov; Oleg ; et al.	2016-03-24
Hardmask Removal For Copper Interconnects With Tungsten Contacts By Chemical Mechanical Polishing App 20150279733 - Ferrer; Domingo A. ; et al.	2015-10-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.