Nadkarni; Rahul K.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Nadkarni; Rahul K..The latest application filed is for "read only memory bitline load-balancing".

Company Profile

0.10.11

Nadkarni; Rahul K. - Greenville NC
Nadkarni; Rahul K. - Greenvalle NC
Nadkarni; Rahul K. - Colchester VT

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and structure for multi-core chip product test and selective voltage binning disposition Grant 9,557,378 - Bickford , et al. January 31, 2	2017-01-31
Read only memory bitline load-balancing Grant 8,873,269 - Nadkarni , et al. October 28, 2	2014-10-28
Read Only Memory Bitline Load-balancing App 20140268985 - Nadkarni; Rahul K. ; et al.	2014-09-18
Method And Structure For Multi-core Chip Product Test And Selective Voltage Binning Disposition App 20140024145 - BICKFORD; JEANNE P. ; et al.	2014-01-23
Content addressable memory with concurrent read and search/compare operations at the same memory cell Grant 8,233,302 - Arsovski , et al. July 31, 2	2012-07-31
Content Addressable Memory With Concurrent Two-dimensional Search Capability In Both Row And Column Directions App 20110096582 - Arsovski; Igor ; et al.	2011-04-28
Content addressable memory with concurrent two-dimensional search capability in both row and column directions Grant 7,924,588 - Arsovski , et al. April 12, 2	2011-04-12
Apparatus for reducing leakage in global bit-line architectures Grant 7,619,923 - Correale, Jr. , et al. November 17, 2	2009-11-17
Apparatus For Reducing Leakage In Global Bit-line Architectures App 20090147590 - Correale, JR.; Anthony ; et al.	2009-06-11
Structure For Implementing Enhanced Content Addressable Memory Performance Capability App 20090141530 - Arsovski; Igor ; et al.	2009-06-04
Apparatus And Method For Implementing Enhanced Content Addressable Memory Performance Capability App 20090141528 - Arsovski; Igor ; et al.	2009-06-04
CAM asynchronous search-line switching Grant 7,515,449 - Arsovski , et al. April 7, 2	2009-04-07
CAM Asynchronous Search-Line Switching App 20080080223 - Arsovski; Igor ; et al.	2008-04-03
Method and apparatus of local word-line redundancy in CAM Grant 6,920,525 - Chadwick , et al. July 19, 2	2005-07-19
Method and apparatus of local word-line redundancy in CAM App 20040015651 - Chadwick, Thomas B. ; et al.	2004-01-22
Content addressable memory having cascaded sub-entry architecture Grant 6,597,596 - Gordon , et al. July 22, 2	2003-07-22
Content addressable memory having cascaded sub-entry architecture App 20030065880 - Gordon, Tarl S. ; et al.	2003-04-03
Content addressable memory having cascaded sub-entry architecture Grant 6,512,684 - Gordon , et al. January 28, 2	2003-01-28
Content Addressable Memory Having Cascaded Sub-entry Architecture App 20020196648 - Gordon, Tarl S. ; et al.	2002-12-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.