Nadkarni; Rahul
Patent Applications and Registrations
Patent applications and USPTO patent grants for Nadkarni; Rahul.The latest application filed is for "apparatus and method for testing memory devices and circuits in integrated circuits".
- Nadkarni; Rahul - Cary NC
- Nadkarni; Rahul - Greenville NC
- Nadkarni; Rahul - Colchester VT
| Patent | Date |
|---|---|
| Matchline retention for mitigating search and write conflict Grant 9,396,794 - Nadkarni , et al. July 19, 2 | 2016-07-19 |
| Apparatus And Method For Testing Memory Devices And Circuits In Integrated Circuits App 20080046789 - Arsovski; Igor ; et al. | 2008-02-21 |
| Saving content addressable memory power through conditional comparisons Grant 6,711,040 - Chadwick , et al. March 23, 2 | 2004-03-23 |
| Saving content addressable memory power through conditional comparisons App 20030112648 - Chadwick, Thomas B. ; et al. | 2003-06-19 |
| Saving content addressable memory power through conditional comparisons App 20030002313 - Chadwick, Thomas B. ; et al. | 2003-01-02 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 