Muthur Srinath; Purushotham Kaushik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Muthur Srinath; Purushotham Kaushik.The latest application filed is for "microelectronic assemblies including bridges".

Company Profile

7.5.11

Muthur Srinath; Purushotham Kaushik - Chandler AZ
- Chandler AZ US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Microelectronic Assemblies Including Bridges App 20220270976 - Sun; Xiaoxuan ; et al.	2022-08-25
Method And Device For Failure Analysis Using Rf-based Thermometry App 20210407833 - Kaira; Chandrashekara Shashank ; et al.	2021-12-30
Laser Ablation-based Surface Property Modification And Contamination Removal App 20210066273A1 -	2021-03-04
Microelectronics Package Comprising A Package-on-package (pop) Architecture With Inkjet Barrier Material For Controlling Bondline Thickness And Pop Adhesive Keep Out Zone App 20210066155 - NOFEN; Elizabeth ; et al.	2021-03-04
Through Mold Interconnect Drill Feature App 20210066167 - NICKERSON; Robert M. ; et al.	2021-03-04
Systems, methods, and apparatuses for implementing a thermal solution for 3D packaging Grant 10,607,909 - Muthur Srinath , et al.	2020-03-31
Method Of Sample Preparation Using Dual Ion Beam Trenching App 20200098554 - MUTHUR SRINATH; Purushotham Kaushik ; et al.	2020-03-26
Electronic assembly using bismuth-rich solder Grant 10,361,167 - Liu , et al.	2019-07-23
Systems, Methods, And Apparatuses For Implementing A Thermal Solution For 3d Packaging App 20190043772 - MUTHUR SRINATH; Purushotham Kaushik ; et al.	2019-02-07
Wavelength Modulatable Interferometer App 20180283845 - Pacheco; Mario ; et al.	2018-10-04
Electronic Assembly Using Bismuth-rich Solder App 20180254256 - Liu; Pilin ; et al.	2018-09-06
Device, system and method for alignment of an integrated circuit assembly Grant 9,625,256 - Muthur Srinath , et al. April 18, 2	2017-04-18
Methods to prevent filler entrapment in microelectronic device to microelectronic substrate interconnection structures Grant 9,230,833 - Dubey , et al. January 5, 2	2016-01-05
Methods to prevent filler entrapment in microelectronic device to microelectronic substrate interconnection structures Grant 8,999,765 - Dubey , et al. April 7, 2	2015-04-07
Methods To Prevent Filler Entrapment In Microelectronic Device To Microelectronic Substrate Interconnection Structures App 20140377916 - Dubey; Manish ; et al.	2014-12-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.