loadpatents
name:-0.0015220642089844
name:-0.013622999191284
name:-0.00050711631774902
Murdoch; Robert N. Patent Filings

Murdoch; Robert N.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Murdoch; Robert N..The latest application filed is for "configurable page closing method and apparatus for multi-port host bridges".

Company Profile
0.11.0
  • Murdoch; Robert N. - Sacramento CA
  • Murdoch; Robert N. - late of Sacramento CA
  • Murdoch; Robert N. - Palatine IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Configurable page closing method and apparatus for multi-port host bridges
Grant 6,370,624 - Ajanovic , et al. April 9, 2
2002-04-09
Achieving page hit memory cycles on a virtual address reference
Grant 6,226,730 - Murdoch , et al. May 1, 2
2001-05-01
Apparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycle
Grant 6,199,151 - Williams , et al. March 6, 2
2001-03-06
Method and apparatus for addressing a memory resource comprising memory devices having multiple configurations
Grant 6,154,825 - Murdoch , et al. November 28, 2
2000-11-28
Mechanism for enabling multi-bit counter values to reliably cross between clocking domains
Grant 5,894,567 - Dodd , et al. April 13, 1
1999-04-13
Method and apparatus for quickly transferring data from a first bus to a second bus
Grant 5,857,082 - Murdoch , et al. January 5, 1
1999-01-05
Method and apparatus for dynamically deferring transactions
Grant 5,761,444 - Ajanovic , et al. June 2, 1
1998-06-02
Memory configuration decoding system having automatic row base address generation mechanism for variable memory devices with row access interleaving
Grant 5,572,692 - Murdoch , et al. November 5, 1
1996-11-05
Memory controller with integrated delay line circuitry
Grant 5,276,858 - Oak , et al. January 4, 1
1994-01-04
Data processing system having unique multilevel microcode architecture
Grant 4,901,235 - Vora , et al. February 13, 1
1990-02-13
Merchandise display shelving assembly
Grant 4,046,083 - Murdoch , et al. September 6, 1
1977-09-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed