Multi Level Memory Technology

Patent Applications and Registrations

Patent applications and USPTO patent grants for Multi Level Memory Technology.The latest application filed is for "erasing storage nodes in a bi-directional nonvolatile memory cell".

Company Profile

0.18.0

Multi Level Memory Technology - Reno NV
Multi Level Memory Technology - San Jose CA
Multi Level Memory Technology - Cupertino CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Trademarks

Patent Activity

Patent	Date
Erasing storage nodes in a bi-directional nonvolatile memory cell Grant 6,914,820 - Wong July 5, 2	2005-07-05
Bit line reference circuits for binary and multiple-bit-per-cell memories Grant 6,906,951 - Wong June 14, 2	2005-06-14
Parallel programming of multiple-bit-per-cell memory cells on a continuous word line Grant 6,882,567 - Wong April 19, 2	2005-04-19
Refresh operations that change address mappings in a non-volatile memory Grant 6,856,568 - Wong February 15, 2	2005-02-15
Accessing individual storage nodes in a bi-directional nonvolatile memory cell Grant 6,826,084 - Wong November 30, 2	2004-11-30
Non-volatile memory operations that change a mapping between physical and logical addresses when restoring data Grant 6,754,128 - Wong June 22, 2	2004-06-22
Bi-directional floating gate nonvolatile memory Grant 6,747,896 - Wong June 8, 2	2004-06-08
Sectorless flash memory architecture Grant 6,662,263 - Wong December 9, 2	2003-12-09
Flash memory array partitioning architectures Grant 6,614,685 - Wong September 2, 2	2003-09-02
Multi-bit-per-cell memory system with numbers of bits per cell set by testing of memory units Grant 6,558,967 - Wong May 6, 2	2003-05-06
Data management for multi-bit-per-cell memories Grant 6,532,556 - Wong , et al. March 11, 2	2003-03-11
Dynamic refresh that changes the physical storage locations of data in flash memory Grant 6,522,586 - Wong February 18, 2	2003-02-18
Data coding for multi-bit-per-cell memories having variable numbers of bits per memory cell Grant 6,466,476 - Wong , et al. October 15, 2	2002-10-15
Flash memory with dynamic refresh Grant 6,396,744 - Wong May 28, 2	2002-05-28
Multi-bit-cell non-volatile memory with maximized data capacity Grant 6,363,008 - Wong March 26, 2	2002-03-26
High bandwidth multi-level flash memory using dummy memory accesses to improve precision when writing or reading a data stream Grant 6,330,185 - Wong , et al. December 11, 2	2001-12-11
High bandwidth flash memory that selects programming parameters according to measurements of previous programming operations Grant 6,278,633 - Wong , et al. August 21, 2	2001-08-21
Read and write operations using constant row line voltage and variable column line load Grant 6,259,627 - Wong July 10, 2	2001-07-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.