loadpatents
name:-0.014259099960327
name:-0.012351989746094
name:-0.0016889572143555
Muller; Karlheinz Patent Filings

Muller; Karlheinz

Patent Applications and Registrations

Patent applications and USPTO patent grants for Muller; Karlheinz.The latest application filed is for "integrated transistor, particularly for voltages and method for the production thereof".

Company Profile
1.8.8
  • Muller; Karlheinz - Velden DE
  • Muller; Karlheinz - Wurzburg DE
  • Muller, Karlheinz - Waldkraiburg DE
  • Muller; Karlheinz - Friedrichshafen DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated Transistor, Particularly For Voltages And Method For The Production Thereof
App 20100330765 - Muller; Karlheinz ;   et al.
2010-12-30
Field effect transistor and fabrication method
Grant 7,767,528 - Muller , et al. August 3, 2
2010-08-03
Integrated transistor, particularly for voltages and method for the production thereof
Grant 7,582,948 - Muller , et al. September 1, 2
2009-09-01
Method for fabricating an integrated pin diode and associated circuit arrangement
Grant 7,297,590 - Muller , et al. November 20, 2
2007-11-20
Parking brake comprising a cable traction device
App 20070131494 - Baler-Welt; Christian ;   et al.
2007-06-14
Field effect transistor and fabrication method
App 20060125000 - Muller; Karlheinz ;   et al.
2006-06-15
Method for producing an integrated pin diode and corresponding circuit
App 20060008933 - Muller; Karlheinz ;   et al.
2006-01-12
Method of producing an integrated capacitor and a memory field
App 20050118773 - Muller, Karlheinz
2005-06-02
Semiconductor structure and method for improving its ability to withstand electrostatic discharge (ESD) and overloads
Grant 6,888,226 - Diefenbeck , et al. May 3, 2
2005-05-03
Method for the fabrication of a DMOS transistor
Grant 6,852,598 - Muller , et al. February 8, 2
2005-02-08
Semiconductor structure and method for improving its ability to withstand electrostatic discharge (esd) and overloads
App 20040201044 - Diefenbeck, Klaus ;   et al.
2004-10-14
Method for the fabrication of a DMOS transistor
App 20030190778 - Muller, Karlheinz ;   et al.
2003-10-09
Method of fabricating a micromechanical semiconductor configuration
Grant 6,379,990 - Muller , et al. April 30, 2
2002-04-30
Method of fabricating a semiconductor insulation layer
App 20010000159 - Muller, Karlheinz
2001-04-05
Method of fabricating a semiconductor insulation layer and a semiconductor component containing the semiconductor insulation layer
Grant 6,207,517 - Muller March 27, 2
2001-03-27
Method for programming a bus-compatible electronic motor vehicle controller
Grant 5,444,643 - Haussler , et al. August 22, 1
1995-08-22

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed