loadpatents
name:-0.020646095275879
name:-0.017701864242554
name:-0.0070188045501709
Mulla; Dean Patent Filings

Mulla; Dean

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mulla; Dean.The latest application filed is for "hierarchical power management apparatus and method".

Company Profile
6.17.20
  • Mulla; Dean - Saratoga CA
  • Mulla; Dean - San Jose CA
  • MULLA, DEAN - FORT COLLINS CO
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Hierarchical Power Management Apparatus And Method
App 20220100247 - Garg; Vivek ;   et al.
2022-03-31
Instruction and logic for parallel multi-step power management flow
Grant 11,016,556 - Gendler , et al. May 25, 2
2021-05-25
Core tightly coupled lockstep for high functional safety
Grant 10,946,866 - Fahim , et al. March 16, 2
2021-03-16
Instruction And Logic For Parallel Multi-step Power Management Flow
App 20200110460 - Gendler; Alexander ;   et al.
2020-04-09
Instruction and logic for parallel multi-step power management flow
Grant 10,365,707 - Gendler , et al. July 30, 2
2019-07-30
Core Tightly Coupled Lockstep For High Functional Safety
App 20190047579 - Fahim; Bahaa ;   et al.
2019-02-14
Instruction And Logic For Parallel Multi-step Power Management Flow
App 20180164873 - Gendler; Alexander ;   et al.
2018-06-14
Instruction And Logic For Parallel Multi-step Power Management Flow
App 20180164870 - Gendler; Alexander ;   et al.
2018-06-14
Controlling telemetry data communication in a processor
Grant 9,910,470 - Garg , et al. March 6, 2
2018-03-06
Systems and methods for core droop mitigation based on license state
Grant 9,753,525 - Haider , et al. September 5, 2
2017-09-05
Tracking missed periodic actions across state domains
Grant 9,720,491 - Mulla , et al. August 1, 2
2017-08-01
Masking a power state of a core of a processor
Grant 9,710,041 - Gendler , et al. July 18, 2
2017-07-18
Controlling Telemetry Data Communication In A Processor
App 20170177046 - Garg; Vivek ;   et al.
2017-06-22
Masking A Power State Of A Core Of A Processor
App 20170031412 - Gendler; Alexander ;   et al.
2017-02-02
Tracking Missed Periodic Actions Across State Domains
App 20160378173 - Mulla; Dean ;   et al.
2016-12-29
Dynamically adjusting power of non-core processor circuitry including buffer circuitry
Grant 9,501,129 - Sistla , et al. November 22, 2
2016-11-22
Systems And Methods For Core Droop Mitigation Based On License State
App 20160179163 - HAIDER; NAZAR S. ;   et al.
2016-06-23
Dynamically adjusting power of non-core processor circuitry including buffer circuitry
Grant 8,914,650 - Sistla , et al. December 16, 2
2014-12-16
Computing system feature activation mechanism
Grant 8,769,295 - Mulla , et al. July 1, 2
2014-07-01
Master Slave Qpi Protocol For Coordinated Idle Power Management In Glueless And Clustered Systems
App 20130311804 - Garg; Vivek ;   et al.
2013-11-21
Dynamically Adjusting Power Of Non-Core Processor Circuitry
App 20130179716 - Sistla; Krishnakanth ;   et al.
2013-07-11
Dynamically Adjusting Power Of Non-Core Processor Circuitry
App 20130080795 - Sistla; Krishnakanth ;   et al.
2013-03-28
Combined tag and data ECC for enhanced soft error recovery from cache tag errors
Grant 7,376,877 - Quach , et al. May 20, 2
2008-05-20
Computing system feature activation mechanism
App 20070039054 - Mulla; Dean ;   et al.
2007-02-15
Method of correcting a machine check error
Grant 6,948,094 - Schultz , et al. September 20, 2
2005-09-20
Combined tag and data ECC for enhanced soft error recovery from cache tag errors
App 20040199851 - Quach, Nhon Toai ;   et al.
2004-10-07
Combined tag and data ECC for enhanced soft error recovery from cache tag errors
Grant 6,772,383 - Quach , et al. August 3, 2
2004-08-03
Method of correcting a machine check error
App 20030074601 - Schultz, Len ;   et al.
2003-04-17
Method And Apparatus For Handling Data Errors In A Computer System
App 20010049798 - QUACH, NHON T. ;   et al.
2001-12-06
Cache arrangement including coalescing buffer queue for non-cacheable data
Grant 5,664,148 - Mulla , et al. September 2, 1
1997-09-02
Method and apparatus for handling snoops in multiprocessor caches having internal buffer queues
Grant 5,652,859 - Mulla , et al. July 29, 1
1997-07-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed