loadpatents
name:-0.058444976806641
name:-0.049498081207275
name:-0.0066380500793457
Mukherjee; Shubhendu S. Patent Filings

Mukherjee; Shubhendu S.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mukherjee; Shubhendu S..The latest application filed is for "system and method for implementing strong load ordering in a processor using a circular ordering ring".

Company Profile
5.51.55
  • Mukherjee; Shubhendu S. - Southborough MA
  • MUKHERJEE; Shubhendu S. - San Jose CA
  • Mukherjee; Shubhendu S. - Framingham MA
  • Mukherjee; Shubhendu S. - US
  • Mukherjee, Shubhendu S. - Framington MA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System and Method for Implementing Strong Load Ordering in a Processor Using a Circular Ordering Ring
App 20220156080 - Carlson; David A. ;   et al.
2022-05-19
Partitioning in a processor cache
Grant 11,327,890 - Mukherjee May 10, 2
2022-05-10
Methods And Systems For Distributing Memory Requests
App 20220114101 - KESSLER; Richard E. ;   et al.
2022-04-14
System and method for implementing strong load ordering in a processor using a circular ordering ring
Grant 11,269,644 - Carlson , et al. March 8, 2
2022-03-08
Methods and systems for distributing memory requests
Grant 11,188,466 - Kessler , et al. November 30, 2
2021-11-30
Shared mid-level data cache
Grant 11,093,405 - Mukherjee , et al. August 17, 2
2021-08-17
Mid-level instruction cache
Grant 11,036,643 - Asher , et al. June 15, 2
2021-06-15
Prefetching data to reduce cache misses
Grant 10,977,176 - Carlson , et al. April 13, 2
2021-04-13
Methods And Systems For Distributing Memory Requests
App 20200183844 - KESSLER; Richard E. ;   et al.
2020-06-11
Prefetching Data To Reduce Cache Misses
App 20200167285 - CARLSON; David ;   et al.
2020-05-28
Methods and systems for distributing memory requests
Grant 10,558,573 - Kessler , et al. Feb
2020-02-11
Preventing Information Leakage In Out-Of-Order Machines Due To Misspeculation
App 20200034152 - Carlson; David A. ;   et al.
2020-01-30
Collapsed address translation with multiple page sizes
Grant 10,042,778 - Mukherjee , et al. August 7, 2
2018-08-07
Collapsed Address Translation With Multiple Page Sizes
App 20170206171 - Mukherjee; Shubhendu S. ;   et al.
2017-07-20
Collapsed address translation with multiple page sizes
Grant 9,645,941 - Mukherjee , et al. May 9, 2
2017-05-09
Merged TLB structure for multiple sequential address translations
Grant 9,639,476 - Chin , et al. May 2, 2
2017-05-02
Translation lookaside buffer management
Grant 9,501,425 - Mukherjee , et al. November 22, 2
2016-11-22
Method and apparatus for conditional storing of data using a compare-and-swap based approach
Grant 9,390,023 - Kessler , et al. July 12, 2
2016-07-12
Method and apparatus to represent a processor context with fewer bits
Grant 9,323,715 - Mukherjee , et al. April 26, 2
2016-04-26
Maintenance of cache and tags in a translation lookaside buffer
Grant 9,268,694 - Snyder, II , et al. February 23, 2
2016-02-23
Obtaining data for redundant multithreading (RMT) execution
Grant 9,081,688 - Hinton , et al. July 14, 2
2015-07-14
Method and Apparatus to Represent a Processor Context with Fewer Bits
App 20150134931 - Mukherjee; Shubhendu S. ;   et al.
2015-05-14
Method And Apparatus For Conditional Storing Of Data Using A Compare-And-Swap Based Approach
App 20150100737 - Kessler; Richard E. ;   et al.
2015-04-09
Merged TLB Structure For Multiple Sequential Address Translations
App 20150089116 - Chin; Bryan W. ;   et al.
2015-03-26
Maintenance Of Cache And Tags In A Translation Lookaside Buffer
App 20150089147 - Snyder, II; Wilson P. ;   et al.
2015-03-26
Collapsed Address Translation With Multiple Page Sizes
App 20150089184 - Mukherjee; Shubhendu S. ;   et al.
2015-03-26
General purpose hardware to replace faulty core components that may also provide additional processor functionality
Grant 8,914,672 - Raasch , et al. December 16, 2
2014-12-16
Method and apparatus for detecting transient faults via dynamic binary translation
Grant 8,291,394 - Reis , et al. October 16, 2
2012-10-16
State history storage for synchronizing redundant processors
Grant 8,171,328 - Mukherjee , et al. May 1, 2
2012-05-01
Method and apparatus for detecting transient faults via dynamic binary translation
App 20110271262 - Reis; George A. ;   et al.
2011-11-03
Method and apparatus for detecting transient faults via dynamic binary translation
Grant 8,024,715 - Reis , et al. September 20, 2
2011-09-20
General Purpose Hardware To Replace Faulty Core Components That May Also Provide Additional Processor Functionality
App 20110161630 - Raasch; Steven E. ;   et al.
2011-06-30
Fault detection
Grant 7,954,038 - Racunas , et al. May 31, 2
2011-05-31
Obtaining data for redundant multithreading (RMT) execution
App 20100169582 - Hinton; Glenn J. ;   et al.
2010-07-01
State History Storage For Synchronizing Redundant Processors
App 20100169693 - Mukherjee; Shubhendu S. ;   et al.
2010-07-01
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
Grant 7,747,932 - Racunas , et al. June 29, 2
2010-06-29
Method and apparatus for lockstep processing on a fixed-latency interconnect
Grant 7,747,897 - Racunas , et al. June 29, 2
2010-06-29
Handling hot spots in interconnection networks
Grant 7,649,845 - Mukherjee January 19, 2
2010-01-19
Method and apparatus for protecting TLB's VPN from soft errors
Grant 7,607,048 - Echeruo , et al. October 20, 2
2009-10-20
Demand-based error correction
Grant 7,606,980 - Qureshi , et al. October 20, 2
2009-10-20
Fault detection using redundant virtual machines
Grant 7,587,663 - Reinhardt , et al. September 8, 2
2009-09-08
Fault free store data path for software implementation of redundant multithreading environments
Grant 7,581,152 - Mukherjee , et al. August 25, 2
2009-08-25
Optionally pushing I/O data into a processor's cache
Grant 7,574,568 - Mukherjee August 11, 2
2009-08-11
Method and apparatus for reducing false error detection in a microprocessor
Grant 7,555,703 - Mukherjee , et al. June 30, 2
2009-06-30
Method and apparatus for reducing false error detection in a redundant multi-threaded system
Grant 7,543,221 - Mukherjee , et al. June 2, 2
2009-06-02
Generalized interlocked register cell (GICE)
Grant 7,529,118 - Burleson , et al. May 5, 2
2009-05-05
Detecting errors in directory entries
Grant 7,475,321 - Gurumurthi , et al. January 6, 2
2009-01-06
Low power arbiters in interconnection routers
Grant 7,472,299 - Mukherjee December 30, 2
2008-12-30
Managing external memory updates for fault detection in redundant multithreading systems using speculative memory support
Grant 7,444,497 - Reinhardt , et al. October 28, 2
2008-10-28
Generalized Interlocked Register Cell (GICE)
App 20080239793 - Burleson; Wayne ;   et al.
2008-10-02
Fault detection
App 20080163010 - Racunas; Paul ;   et al.
2008-07-03
Reducing false error detection in a microprocessor by tracking instructions neutral to errors
Grant 7,386,756 - Emer , et al. June 10, 2
2008-06-10
Converting merge buffer system-kill errors to process-kill errors
Grant 7,380,169 - Fossum , et al. May 27, 2
2008-05-27
Hardware recovery in a multi-threaded architecture
Grant 7,373,548 - Reinhardt , et al. May 13, 2
2008-05-13
Vectoring process-kill errors to an application program
Grant 7,373,558 - Mukherjee May 13, 2
2008-05-13
Method of handling errors
Grant 7,370,231 - Fossum , et al. May 6, 2
2008-05-06
Implementing check instructions in each thread within a redundant multithreading environments
Grant 7,353,365 - Mukherjee , et al. April 1, 2
2008-04-01
Method and apparatus for detecting transient faults via dynamic binary translation
App 20080005725 - Reis; George A. ;   et al.
2008-01-03
Periodic checkpointing in a redundantly multi-threaded architecture
Grant 7,308,607 - Reinhardt , et al. December 11, 2
2007-12-11
Fault detection using redundant virtual machines
App 20070283195 - Reinhardt; Steven K. ;   et al.
2007-12-06
Demand-based error correction
App 20070260820 - Qureshi; Moinuddin K. ;   et al.
2007-11-08
Dormant error checker
App 20070250755 - Burleson; Wayne ;   et al.
2007-10-25
Method and apparatus for lockstep processing on a fixed-latency interconnect
App 20070168712 - Racunas; Paul B. ;   et al.
2007-07-19
Incremental checkpointing in a multi-threaded architecture
Grant 7,243,262 - Mukherjee , et al. July 10, 2
2007-07-10
Low power arbiters in interconnection routers
App 20070079036 - Mukherjee; Shubhendu S.
2007-04-05
Handling hot spots in interconnection networks
App 20070076622 - Mukherjee; Shubhendu S.
2007-04-05
Reducing the uncorrectable error rate in a lockstepped dual-modular redundancy system
App 20070022348 - Racunas; Paul B. ;   et al.
2007-01-25
Selective activation of error mitigation based on bit level error count
App 20070011513 - Biswas; Arijit ;   et al.
2007-01-11
Fault free store data path for software implementation of redundant multithreading environments
App 20060156123 - Mukherjee; Shubhendu S. ;   et al.
2006-07-13
Detecting errors in directory entries
App 20060156155 - Gurumurthi; Sudhanva ;   et al.
2006-07-13
Method of handling errors
App 20060156153 - Fossum; Tryggve ;   et al.
2006-07-13
Implementation to save and restore processor registers on a context switch
App 20060149940 - Mukherjee; Shubhendu S.
2006-07-06
Method and apparatus for protecting TLB's VPN from soft errors
App 20060150048 - Echeruo; Ugonna C. ;   et al.
2006-07-06
Localizing error detection and recovery
App 20060143551 - Biswas; Arijit ;   et al.
2006-06-29
Optionally pushing I/O data into a processor's cache
App 20060123195 - Mukherjee; Shubhendu S.
2006-06-08
Executing checker instructions in redundant multithreading environments
App 20060095821 - Mukherjee; Shubhendu S. ;   et al.
2006-05-04
Vectoring process-kill errors to an application program
App 20060075300 - Mukherjee; Shubhendu S.
2006-04-06
Converting merge buffer system-kill errors to process-kill errors
App 20060075301 - Fossum; Tryggve ;   et al.
2006-04-06
Apparatus and method for packet coalescing within interconnection network routers
App 20060047849 - Mukherjee; Shubhendu S.
2006-03-02
Method and apparatus for reducing false error detection in a microprocessor
App 20050283716 - Mukherjee, Shubhendu S. ;   et al.
2005-12-22
Method and apparatus for reducing false error detection in a redundant multi-threaded system
App 20050283712 - Mukherjee, Shubhendu S. ;   et al.
2005-12-22
Reducing false error detection in a microprocessor by tracking instructions neutral to errors
App 20050283685 - Emer, Joel S. ;   et al.
2005-12-22
Reducing false error detection in a microprocessor by tracking dynamically dead instructions
App 20050283590 - Weaver, Christopher T. ;   et al.
2005-12-22
Mechanism to invalidate data translation buffer entries a multiprocessor system
App 20050273575 - Mukherjee, Shubhendu S.
2005-12-08
Priority rules for reducing network message routing latency
Grant 6,961,781 - Mukherjee , et al. November 1, 2
2005-11-01
Method and system for coalescing coherence messages
App 20050198437 - Mukherjee, Shubhendu S.
2005-09-08
Buffering unchecked stores for fault detection in redundant multithreading systems using speculative memory support
App 20050193283 - Reinhardt, Steven K. ;   et al.
2005-09-01
Managing external memory updates for fault detection in redundant multithreading systems using speculative memory support
App 20050154944 - Reinhardt, Steven K. ;   et al.
2005-07-14
Hardware recovery in a multi-threaded architecture
App 20050050386 - Reinhardt, Steven K. ;   et al.
2005-03-03
Periodic checkpointing in a redundantly multi-threaded architecture
App 20050050307 - Reinhardt, Steven K. ;   et al.
2005-03-03
Incremental checkpointing in a multi-threaded architecture
App 20050050304 - Mukherjee, Shubhendu S. ;   et al.
2005-03-03
Simultaneous and redundantly threaded processor store instruction comparator
Grant 6,854,075 - Mukherjee , et al. February 8, 2
2005-02-08
Cycle count replication in a simultaneous and redundantly threaded processor
Grant 6,854,051 - Mukherjee February 8, 2
2005-02-08
Simultaneous and redundantly threaded processor uncached load address comparator and data value replication circuit
Grant 6,823,473 - Mukherjee November 23, 2
2004-11-23
Input replicator for interrupts in a simultaneous and redundantly threaded processor
Grant 6,792,525 - Mukherjee , et al. September 14, 2
2004-09-14
Slack fetch to improve performance in a simultaneous and redundantly threaded processor
Grant 6,757,811 - Mukherjee June 29, 2
2004-06-29
Active load address buffer
Grant 6,598,122 - Mukherjee , et al. July 22, 2
2003-07-22
Load value queue input replication in a simultaneous and redundantly threaded processor
App 20020023202 - Mukherjee, Shubhendu S.
2002-02-21
Simultaneous and redundantly threaded processor branch outcome queue
App 20010037447 - Mukherjee, Shubhendu S. ;   et al.
2001-11-01
Input replicator for interrupts in a simultaneous and redundantly threaded processor
App 20010037448 - Mukherjee, Shubhendu S. ;   et al.
2001-11-01
Cycle count replication in a simultaneous and redundantly threaded processor
App 20010037445 - Mukherjee, Shubhendu S.
2001-11-01
Simultaneous and redundantly threaded processor uncached load address comparator and data value replication circuit
App 20010034854 - Mukherjee, Shubhendu S.
2001-10-25
Active load address buffer
App 20010034827 - Mukherjee, Shubhendu S. ;   et al.
2001-10-25
Simultaneous and redundantly threaded processor store instruction comparator
App 20010034824 - Mukherjee, Shubhendu S. ;   et al.
2001-10-25

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed