loadpatents
name:-0.036165952682495
name:-0.032302141189575
name:-0.0017521381378174
Motomura; Masato Patent Filings

Motomura; Masato

Patent Applications and Registrations

Patent applications and USPTO patent grants for Motomura; Masato.The latest application filed is for "neural electronic circuit".

Company Profile
1.27.25
  • Motomura; Masato - Tokyo JP
  • MOTOMURA; Masato - Sapporo-shi JP
  • Motomura; Masato - Kanagawa JP
  • Motomura; Masato - Kawasaki JP
  • Motomura; Masato - Minato-ku JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Neural Electronic Circuit
App 20210232899 - Takamaeda; Shinya ;   et al.
2021-07-29
Information Processing Apparatus And Information Processing Method
App 20210072959 - MERTIG; Normann ;   et al.
2021-03-11
Neural Network Circuit And Neural Network Integrated Circuit
App 20190251432 - MOTOMURA; Masato
2019-08-15
Reconfigurable device
Grant 8,275,973 - Toi , et al. September 25, 2
2012-09-25
Behavioral synthesis apparatus, behavioral synthesis method, and computer readable recording medium
Grant 8,176,451 - Toi , et al. May 8, 2
2012-05-08
Array-type processor having plural processor elements controlled by a state control unit
Grant 8,151,089 - Fujii , et al. April 3, 2
2012-04-03
Switch coupled function blocks with additional direct coupling and internal data passing from input to output to facilitate more switched inputs to second block
Grant 8,041,925 - Kitaoka , et al. October 18, 2
2011-10-18
Information processing apparatus and method for using reconfigurable device
Grant 7,793,092 - Toi , et al. September 7, 2
2010-09-07
Behavioral Synthesis Apparatus, Behavioral Synthesis Method, And Computer Readable Recording Medium
App 20100083209 - TOI; Takao ;   et al.
2010-04-01
Stream processor and information processing apparatus
Grant 7,680,962 - Anjo , et al. March 16, 2
2010-03-16
Array--type computer processor with reduced instruction storage
Grant 7,650,484 - Inuo , et al. January 19, 2
2010-01-19
Data processing system for debugging utilizing halts in a parallel device
Grant 7,647,485 - Kami , et al. January 12, 2
2010-01-12
Reconfigurable device
App 20090319754 - TOI; Takao ;   et al.
2009-12-24
Array-type processor having state control units controlling a plurality of processor elements arranged in a matrix
Grant 7,523,292 - Fujii , et al. April 21, 2
2009-04-21
High-speed memory system
Grant 7,366,821 - Fukaishi , et al. April 29, 2
2008-04-29
Processor having array of processing elements whose individual operations and mutual connections are variable
Grant 7,350,054 - Furuta , et al. March 25, 2
2008-03-25
Reconfigurable integrated circuit
App 20070260847 - Kitaoka; Toshirou ;   et al.
2007-11-08
Array-type computer processor
Grant 7,287,146 - Inuo , et al. October 23, 2
2007-10-23
Information Processing Apparatus And Method For Using Reconfigurable Device
App 20070150718 - Toi; Takao ;   et al.
2007-06-28
Data processing apparatus and method for generating the data of an object program for a parallel operation apparatus
Grant 7,120,903 - Toi , et al. October 10, 2
2006-10-10
Stream processor and information processing apparatus
App 20060161696 - Anjo; Kenichiro ;   et al.
2006-07-20
Array-type computer processor
App 20050172102 - Inuo, Takeshi ;   et al.
2005-08-04
Array-type computer processor
App 20050172103 - Inuo, Takeshi ;   et al.
2005-08-04
Parallel processing apparatus
App 20050050233 - Anjo, Kenichiro ;   et al.
2005-03-03
Data processing system
App 20050050522 - Kami, Hirokazu ;   et al.
2005-03-03
Array-type processor
App 20040153625 - Fujii, Taro ;   et al.
2004-08-05
Array-type processor
App 20040107332 - Fujii, Taro ;   et al.
2004-06-03
Array-type processor
App 20040103264 - Fujii, Taro ;   et al.
2004-05-27
Array type processor with state transition controller identifying switch configuration and processing element instruction address
Grant 6,738,891 - Fujii , et al. May 18, 2
2004-05-18
Array-type processor
App 20040078093 - Fujii, Taro ;   et al.
2004-04-22
Data holding circuit having backup function
Grant 6,639,845 - Fujii , et al. October 28, 2
2003-10-28
High-speed memory system
App 20030163606 - Fukaishi, Mueo ;   et al.
2003-08-28
Data processing system, array-type processor, data processor, and information storage medium
App 20030126404 - Anjo, Kenichiro ;   et al.
2003-07-03
Data processing apparatus and method, computer program, information storage medium, parallel operation apparatus, and data processing system
App 20030061601 - Toi, Takao ;   et al.
2003-03-27
Arrayed processor of array of processing elements whose individual operations and mutual connections are variable
App 20030046513 - Furuta, Koichiro ;   et al.
2003-03-06
Data holding circuit having backup function
App 20030039141 - Fujii, Taro ;   et al.
2003-02-27
Data holding circuit having backup function
App 20020149968 - Fufii, Taro ;   et al.
2002-10-17
Multiple line buffer type memory LSI
Grant 6,414,880 - Yabe , et al. July 2, 2
2002-07-02
Multiple line buffer type memory LSI
App 20020031014 - Yabe, Yoshikazu ;   et al.
2002-03-14
Programmable device
Grant 6,356,109 - Furuta , et al. March 12, 2
2002-03-12
Plural line buffer type memory LSI
App 20020021591 - Yabe, Yoshikazu ;   et al.
2002-02-21
Line buffer type semiconductor memory device capable of direct prefetch and restore operations
Grant 6,347,055 - Motomura February 12, 2
2002-02-12
Coprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereof
Grant 6,338,108 - Motomura January 8, 2
2002-01-08
Array-type processor
App 20010018733 - Fujii, Taro ;   et al.
2001-08-30
Programmable device with an array of programmable cells and interconnection network
Grant 6,281,703 - Furuta , et al. August 28, 2
2001-08-28
Memory integrated circuit and main memory and graphics memory systems applying the above
Grant 6,263,413 - Motomura , et al. July 17, 2
2001-07-17
Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same
Grant 6,172,521 - Motomura January 9, 2
2001-01-09
Memory LSI with arithmetic logic processing capability, main memory system using the same, and method of controlling main memory system
Grant 5,862,396 - Motomura January 19, 1
1999-01-19
Multithreaded processor which dynamically discriminates a parallel execution and a sequential execution of threads
Grant 5,742,822 - Motomura April 21, 1
1998-04-21
Microprocessor having register file
Grant 5,713,038 - Motomura January 27, 1
1998-01-27
Motion picture coder and system for controlling the same
Grant 5,394,189 - Motomura , et al. February 28, 1
1995-02-28
String collating system for searching for character string of arbitrary length within a given distance from reference string
Grant 5,377,349 - Motomura December 27, 1
1994-12-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed