loadpatents
name:-0.0099000930786133
name:-0.0073699951171875
name:-0.00053000450134277
Morvan; Erwan Patent Filings

Morvan; Erwan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Morvan; Erwan.The latest application filed is for "polarization circuit of a power component".

Company Profile
0.6.7
  • Morvan; Erwan - Grenoble FR
  • Morvan; Erwan - Montagne FR
  • MORVAN; Erwan - Grenoble Cedex 9 FR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Polarization circuit of a power component
Grant 11,158,629 - Buckley , et al. October 26, 2
2021-10-26
Electronic component with a high-electron-mobility heterojunction
Grant 10,854,722 - Morvan December 1, 2
2020-12-01
Polarization Circuit Of A Power Component
App 20200168600 - BUCKLEY; Julien ;   et al.
2020-05-28
Electronic Component With A High-electron-mobility Heterojunction
App 20200066891 - MORVAN; Erwan
2020-02-27
Optoelectronic device comprising a light-emitting component and a transistor
Grant 10,497,743 - Robin , et al. De
2019-12-03
Method for forming an implanted area for a heterojunction transistor that is normally blocked
Grant 10,164,081 - Morvan Dec
2018-12-25
Optoelectronic Device Comprising A Light-emitting Component And A Transistor
App 20180350870 - Robin; Ivan-Christophe ;   et al.
2018-12-06
Electron gas confinement heterojunction transistor
Grant 10,050,112 - Morvan August 14, 2
2018-08-14
Enhanced normally-off high electron mobility heterojunction transistor
Grant 10,050,137 - Morvan August 14, 2
2018-08-14
ENHANCEMENT-MODE TRANSISTOR COMPRISING AN AlGaN/GaN HETEROJUNCTION AND A P-DOPED DIAMOND GATE
App 20180182878 - MORVAN; Erwan
2018-06-28
Enhanced Normally-off High Electron Mobility Heterojunction Transistor
App 20170229567 - MORVAN; Erwan
2017-08-10
Electron Gas Confinement Heterojunction Transistor
App 20170229550 - MORVAN; Erwan
2017-08-10
Method For Forming An Implanted Area For A Heterojunction Transistor That Is Normally Blocked
App 20160104791 - MORVAN; Erwan
2016-04-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed