Morris; Bernard L.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Morris; Bernard L..The latest application filed is for "electrostatic discharge protection circuit".
Company Profile
0.36.26
- Morris; Bernard L. - Emmaus PA US
- Morris; Bernard L. - Lehigh County PA
- Morris; Bernard L. - Emmanus PA
- Morris; Bernard L. - Allentown PA
Patent Activity
| Patent | Date |
|---|---|
| Voltage level translator circuit Grant 8,536,925 - Bhattacharya , et al. September 17, 2 | 2013-09-17 |
| Electrostatic discharge protection circuit Grant 8,089,739 - Bhattacharya , et al. January 3, 2 | 2012-01-03 |
| Electrostatic Discharge Protection Circuit App 20100232078 - Bhattacharya; Dipankar ; et al. | 2010-09-16 |
| Multiple-mode compensated buffer circuit Grant 7,642,807 - Bhattacharya , et al. January 5, 2 | 2010-01-05 |
| Integrated circuit with signal skew adjusting cell selected from cell library Grant 7,590,961 - Gasper, Jr. , et al. September 15, 2 | 2009-09-15 |
| Enhanced output impedance compensation Grant 7,551,020 - Bhattacharya , et al. June 23, 2 | 2009-06-23 |
| Circuit for selectively bypassing a capacitive element Grant 7,529,071 - Bhattacharya , et al. May 5, 2 | 2009-05-05 |
| Method and apparatus for improving reliability of an integrated circuit having multiple power domains Grant 7,511,550 - Bhattacharya , et al. March 31, 2 | 2009-03-31 |
| Buffer circuit having multiplexed voltage level translation Grant 7,498,860 - Bhattacharya , et al. March 3, 2 | 2009-03-03 |
| Electrostatic discharge protection in a semiconductor device Grant 7,495,873 - Bhattacharya , et al. February 24, 2 | 2009-02-24 |
| Multiple-Mode Compensated Buffer Circuit App 20090002017 - Bhattacharya; Dipankar ; et al. | 2009-01-01 |
| Enhanced Output Impedance Compensation App 20080297226 - Bhattacharya; Dipankar ; et al. | 2008-12-04 |
| Circuit having enhanced input signal range Grant 7,432,762 - Bhattacharya , et al. October 7, 2 | 2008-10-07 |
| Buffer Circuit Having Multiplexed Voltage Level Translation App 20080238399 - Bhattacharya; Dipankar ; et al. | 2008-10-02 |
| Buffer circuit with enhanced overvoltage protection Grant 7,430,100 - Bhattacharya , et al. September 30, 2 | 2008-09-30 |
| Voltage level translator circuit with wide supply voltage range Grant 7,397,279 - Bhattacharya , et al. July 8, 2 | 2008-07-08 |
| Comparator circuit having reduced pulse width distortion Grant 7,391,825 - Bhattacharya , et al. June 24, 2 | 2008-06-24 |
| Buffer circuit with multiple voltage range Grant 7,382,168 - Bhattacharya , et al. June 3, 2 | 2008-06-03 |
| Method and Apparatus for Improving Reliability of an Integrated Circuit Having Multiple Power Domains App 20080074171 - Bhattacharya; Dipankar ; et al. | 2008-03-27 |
| Circuit for Selectively Bypassing a Capacitive Element App 20080074814 - Bhattacharya; Dipankar ; et al. | 2008-03-27 |
| Integrated Circuit with Signal Skew Adjusting Cell Selected from Cell Library App 20070256047 - Gasper, Jr.; Martin J. ; et al. | 2007-11-01 |
| Circuit having enhanced input signal range App 20070229157 - Bhattacharya; Dipankar ; et al. | 2007-10-04 |
| Floating well circuit having enhanced latch-up performance Grant 7,276,957 - Bhattacharya , et al. October 2, 2 | 2007-10-02 |
| Buffer circuit with current limiting Grant 7,271,614 - Khoo , et al. September 18, 2 | 2007-09-18 |
| Voltage level translator circuit with wide supply voltage range App 20070176635 - Bhattacharya; Dipankar ; et al. | 2007-08-02 |
| Differential buffer circuit with reduced output common mode variation Grant 7,248,079 - Bhattacharya , et al. July 24, 2 | 2007-07-24 |
| Differential buffer circuit with reduced output common mode variation App 20070115030 - Bhattacharya; Dipankar ; et al. | 2007-05-24 |
| Floating well circuit having enhanced latch-up performance App 20070075748 - Bhattacharya; Dipankar ; et al. | 2007-04-05 |
| Buffer circuit with multiple voltage range App 20070046338 - Bhattacharya; Dipankar ; et al. | 2007-03-01 |
| Output buffer with selectable slew rate Grant 7,170,324 - Huber , et al. January 30, 2 | 2007-01-30 |
| Buffer circuit with enhanced overvoltage protection App 20070019348 - Bhattacharya; Dipankar ; et al. | 2007-01-25 |
| Self-bypassing voltage level translator circuit Grant 7,145,364 - Bhattacharya , et al. December 5, 2 | 2006-12-05 |
| Buffer circuit with current limiting App 20060220684 - Khoo; Samuel ; et al. | 2006-10-05 |
| Reliability comparator with hysteresis Grant 7,106,107 - Bhattacharya , et al. September 12, 2 | 2006-09-12 |
| Self-bypassing voltage level translator circuit App 20060192587 - Bhattacharya; Dipankar ; et al. | 2006-08-31 |
| Overvoltage tolerant input buffer Grant 7,098,694 - Bhattacharya , et al. August 29, 2 | 2006-08-29 |
| Comparator circuit having reduced pulse width distortion App 20060170461 - Bhattacharya; Dipankar ; et al. | 2006-08-03 |
| Reliability Comparator With Hysteresis App 20060170462 - Bhattacharya; Dipankar ; et al. | 2006-08-03 |
| Bias circuit having reduced power-up delay App 20060145749 - Bhattacharya; Dipankar ; et al. | 2006-07-06 |
| Voltage level translator circuit Grant 7,068,074 - Bhattacharya , et al. June 27, 2 | 2006-06-27 |
| Semiconductor resistance compensation with enhanced efficiency Grant 7,057,545 - Bhattacharya , et al. June 6, 2 | 2006-06-06 |
| Overvoltage tolerant input buffer App 20060103427 - Bhattacharya; Dipankar ; et al. | 2006-05-18 |
| Electrostatic discharge protection in a semiconductor device App 20060092589 - Bhattacharya; Dipankar ; et al. | 2006-05-04 |
| Voltage level translator circuit with feedback App 20060066381 - Bhattacharya; Dipankar ; et al. | 2006-03-30 |
| Integrated circuit with signal skew adjusting cell selected from cell library App 20060044016 - Gasper; Martin J. JR. ; et al. | 2006-03-02 |
| Output buffer with selectable slew rate App 20060012406 - Huber; Carol Ann ; et al. | 2006-01-19 |
| Voltage level translator circuit App 20060001449 - Bhattacharya; Dipankar ; et al. | 2006-01-05 |
| Coms buffer having higher and lower voltage operation App 20050270065 - Bhattacharya, Dipankar ; et al. | 2005-12-08 |
| Reduced power consumption bi-directional buffer App 20020070769 - Clee, James T. ; et al. | 2002-06-13 |
| Fail safe buffer capable of operating with a mixed voltage core Grant 6,184,700 - Morris February 6, 2 | 2001-02-06 |
| Controlled output impedance buffer using CMOS technology Grant 6,087,853 - Huber , et al. July 11, 2 | 2000-07-11 |
| High-voltage-tolerant output buffers in low-voltage technology Grant 5,933,027 - Morris , et al. August 3, 1 | 1999-08-03 |
| Differential comparator with fixed and controllable hysteresis Grant 5,894,234 - Morris April 13, 1 | 1999-04-13 |
| Multi-voltage compatible bidirectional buffer Grant 5,381,062 - Morris January 10, 1 | 1995-01-10 |
| Automatic control of buffer speed Grant 5,334,885 - Morris August 2, 1 | 1994-08-02 |
| Bipolar ESD protection for integrated circuits Grant 5,304,839 - Chen , et al. April 19, 1 | 1994-04-19 |
| CMOS input buffer with high speed and low power Grant 5,304,867 - Morris April 19, 1 | 1994-04-19 |
| Integrated circuit resistor Grant 4,830,976 - Morris , et al. May 16, 1 | 1989-05-16 |
| Differential circuit with controllable offset Grant 4,754,169 - Morris June 28, 1 | 1988-06-28 |
| Field effect transistor current source Grant 4,645,948 - Morris , et al. February 24, 1 | 1987-02-24 |
| Sequentially annealed oxidation of silicon to fill trenches with silicon dioxide Grant 4,278,705 - Agraz-Guerena , et al. July 14, 1 | 1981-07-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 