Moriuchi; Noboru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Moriuchi; Noboru.The latest application filed is for "process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process".

Company Profile

0.9.1

Moriuchi; Noboru - Tokyo JP
Moriuchi; Noboru - Chofu JP
Moriuchi; Noboru - Oume JP
Moriuchi; Noboru - Ohme JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process Grant 6,794,118 - Okamoto , et al. September 21, 2	2004-09-21
Semiconductor memory device with recessed array region Grant RE38,296 - Moriuchi , et al. November 4, 2	2003-11-04
Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process App 20020025479 - Okamoto, Yoshihiko ; et al.	2002-02-28
Method of manufacturing phase shift masks and a method of manufacturing semiconductor integrated circuit devices Grant 5,725,971 - Moriuchi , et al. March 10, 1	1998-03-10
Manufacturing method or an exposing method for a semiconductor device or a semiconductor integrated circuit device and a mask used therefor Grant 5,578,422 - Mizuno , et al. November 26, 1	1996-11-26
Resist removing method, and curable pressure-sensitive adhesive, adhesive sheets and apparatus used for the method Grant 5,466,325 - Mizuno , et al. November 14, 1	1995-11-14
Manufacturing method or an exposing method for a semiconductor device for a semiconductor integrated circuit device and a mask used therefor Grant 5,436,095 - Mizuno , et al. July 25, 1	1995-07-25
Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process Grant 5,298,365 - Okamoto , et al. March 29, 1	1994-03-29
Semiconductor memory device with recessed array region Grant 5,196,910 - Moriuchi , et al. March 23, 1	1993-03-23
Method of making a semiconductor memory device with recessed array region Grant 4,882,289 - Moriuchi , et al. November 21, 1	1989-11-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.