Moran; Douglas R.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Moran; Douglas R..The latest application filed is for "interconnect to communicate information uni-directionally".

Company Profile

0.16.14

Moran; Douglas R. - Folsom CA
Moran; Douglas R. - Beaverton OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Interconnect to communicate information uni-directionally Grant 9,766,683 - Conrad , et al. September 19, 2	2017-09-19
Interconnect To Communicate Information Uni-Directionally App 20170010648 - Conrad; Shaun M. ; et al.	2017-01-12
Interconnect to communicate information uni-directionally Grant 9,477,627 - Conrad , et al. October 25, 2	2016-10-25
Mechanism for facilitating faster suspend/resume operations in computing systems Grant 9,152,205 - Falik , et al. October 6, 2	2015-10-06
Determining an effective stress level on a processor Grant 9,098,561 - Shapira , et al. August 4, 2	2015-08-04
Platform firmware armoring technology Grant 9,092,632 - Wishman , et al. July 28, 2	2015-07-28
Interconnect To Communicate Information Uni-directionally App 20140181352 - Conrad; Shaun M. ; et al.	2014-06-26
Mechanism For Facilitating Faster Suspend/resume Operations In Computing Systems App 20140068302 - Falik; Ohad ; et al.	2014-03-06
Activity alignment algorithm by masking traffic flows Grant 8,650,427 - Knolla , et al. February 11, 2	2014-02-11
Platform firmware armoring technology Grant 8,522,322 - Wishman , et al. August 27, 2	2013-08-27
Platform Firmware Armoring Technology App 20130219191 - Wishman; Allen R. ; et al.	2013-08-22
Determining An Effective Stress Level On A Processor App 20130054179 - Shapira; Dorit ; et al.	2013-02-28
Activity Alignment Algorithm By Masking Traffic Flows App 20120254644 - Knolla; William ; et al.	2012-10-04
Platform Firmware Armoring Technology App 20120072734 - Wishman; Allen R. ; et al.	2012-03-22
Prioritized address decoder Grant 7,610,611 - Moran , et al. October 27, 2	2009-10-27
Methods and arrangements to interface memory Grant 7,139,890 - Moran , et al. November 21, 2	2006-11-21
Prioritized address decoder App 20050086508 - Moran, Douglas R. ; et al.	2005-04-21
Arrangements for out-of-order queue cache coherency and memory write starvation prevention Grant 6,738,869 - Moran , et al. May 18, 2	2004-05-18
Methods and arrangements to interface memory App 20030204693 - Moran, Douglas R. ; et al.	2003-10-30
Graphics address relocation table (GART) stored entirely in a local memory of an input/output expansion bridge for input/output (I/O) address translation Grant 6,618,770 - Nayyar , et al. September 9, 2	2003-09-09
First and next error identification for integrated circuit devices Grant 6,615,374 - Moran September 2, 2	2003-09-02
Input/output (I/O) address translation in a bridge proximate to a local I/O bus App 20020129187 - Nayyar, Raman ; et al.	2002-09-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.