Moon; Young Joon

Patent Applications and Registrations

Patent applications and USPTO patent grants for Moon; Young Joon.The latest application filed is for "memory arrays comprising strings of memory cells and methods used in forming a memory array comprising strings of memory cells".

Company Profile

1.9.11

Moon; Young Joon - Boise ID
Moon; Young Joon - Clifton Park NY
Moon; Young-joon - Seoul KR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Memory Arrays Comprising Strings Of Memory Cells And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells App 20220157844 - Barclay; M. Jared ; et al.	2022-05-19
Methods used in forming a memory array comprising strings of memory cells Grant 11,271,002 - Barclay , et al. March 8, 2	2022-03-08
Memory Arrays Comprising Strings Of Memory Cells And Methods Used In Forming A Memory Array Comprising Strings Of Memory Cells App 20200328222 - Barclay; M. Jared ; et al.	2020-10-15
Methods of forming integrated circuits and multiple critical dimension self-aligned double patterning processes Grant 9,431,264 - Jang , et al. August 30, 2	2016-08-30
Methods Of Forming Integrated Circuits And Multiple Critical Dimension Self-aligned Double Patterning Processes App 20150064912 - Jang; Linus ; et al.	2015-03-05
Semiconductor devices including multiple stress films in interface area Grant 7,902,609 - Nam , et al. March 8, 2	2011-03-08
Method for isolating and culturing multipotent progenitor cells from umbilical cord blood Grant 7,816,137 - Lee , et al. October 19, 2	2010-10-19
Semiconductor device and method of fabricating the same Grant 7,759,185 - Nam , et al. July 20, 2	2010-07-20
Semiconductor Devices Including Multiple Stress Films in Interface Area App 20100065919 - Nam; Seo-woo ; et al.	2010-03-18
Methods of producing semiconductor devices including multiple stress films in interface area Grant 7,642,148 - Nam , et al. January 5, 2	2010-01-05
Semiconductor device and method of forming wires of semiconductor device Grant 7,638,423 - Lee , et al. December 29, 2	2009-12-29
Semiconductor device and method of fabricating the same App 20080272436 - Nam; Seo-woo ; et al.	2008-11-06
Semiconductor Devices Including Multiple Stress Films In Interface Area And Methods Of Producing The Same App 20080079087 - Nam; Seo-woo ; et al.	2008-04-03
Method of forming a via contact structure using a dual damascene process Grant 7,307,014 - Kim , et al. December 11, 2	2007-12-11
Semiconductor device and method of forming wires of semiconductor device App 20070224855 - Lee; Jung-eun ; et al.	2007-09-27
Method for isolating and culturing multipotent progenitor/stem cells from umbilical cord blood and method for inducing differentiation thereof App 20070122902 - Lee; Myoung Woo ; et al.	2007-05-31
Metal-insulator-metal capacitors and methods of forming the same App 20060183280 - Lee; Sang-Jin ; et al.	2006-08-17
Method of forming dual damascene metal interconnection employing sacrificial metal oxide layer Grant 7,064,059 - Kim , et al. June 20, 2	2006-06-20
Method of forming a via contact structure using a dual damascene process App 20060003574 - Kim; Jae-Hak ; et al.	2006-01-05
Method of forming dual damascene metal interconnection employing sacrificial metal oxide layer App 20050124149 - Kim, Jae-Hak ; et al.	2005-06-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.