loadpatents
name:-0.010039806365967
name:-0.0075891017913818
name:-0.0022220611572266
MONTOYE; Robert Patent Filings

MONTOYE; Robert

Patent Applications and Registrations

Patent applications and USPTO patent grants for MONTOYE; Robert.The latest application filed is for "employing single error correction and triple error detection to optimize bandwidth and resilience under multiple bit failures".

Company Profile
2.7.9
  • MONTOYE; Robert - New York NY
  • Montoye; Robert - Yorktown Heights NY
  • Montoye; Robert - Rochester MN
  • Montoye; Robert - Austin TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Employing Single Error Correction And Triple Error Detection To Optimize Bandwidth And Resilience Under Multiple Bit Failures
App 20210119646 - MONTOYE; Robert ;   et al.
2021-04-22
In-memory/register vector radix sort
Grant 10,248,419 - Derby , et al.
2019-04-02
In-Memory/Register Vector Radix Sort
App 20170262211 - Derby; Jeffrey H. ;   et al.
2017-09-14
Merging and sorting arrays on an SIMD processor
Grant 9,740,659 - Sreedhar , et al. August 22, 2
2017-08-22
Merging and Sorting Arrays on an SIMD Processor
App 20150269119 - Sreedhar; Dheeraj ;   et al.
2015-09-24
Reconfigurable switched-capacitor voltage converter circuit, integrated circuit (IC) chip including the circuit and method of switching voltage on chip
Grant 8,928,295 - Chang , et al. January 6, 2
2015-01-06
Reconfigurable Switched-capacitor Voltage Converter Circuit, Integrated Circuit (ic) Chip Including The Circuit And Method Of Switching Voltage On Chip
App 20140152382 - Chang; Leland ;   et al.
2014-06-05
Reconfigurable Switched-capacitor Voltage Converter Circuit, Integrated Circuit (ic) Chip Including The Circuit And Method Of Switching Voltage On Chip
App 20140152381 - Chang; Leland ;   et al.
2014-06-05
Content addressable memories with wireline compensation
Grant 8,446,748 - Lam , et al. May 21, 2
2013-05-21
Content Addressable Memories With Wireline Compensation
App 20130033915 - LAM; Chung Hon ;   et al.
2013-02-07
High speed latch circuits using gated diodes
Grant 7,242,629 - Luk , et al. July 10, 2
2007-07-10
High speed latch circuits using gated diodes
App 20060255850 - Luk; Wing K. ;   et al.
2006-11-16
Sense amplifier circuits and high speed latch circuits using gated diodes
Grant 7,116,594 - Luk , et al. October 3, 2
2006-10-03
Sense amplifier circuits and high speed latch circuits using gated diodes
App 20060050581 - Luk; Wing K. ;   et al.
2006-03-09

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed