loadpatents
Patent applications and USPTO patent grants for Montanaro; Massimo.The latest application filed is for "memory wear leveling".
Patent | Date |
---|---|
Memory Wear Leveling App 20180067661 - Fontana; Marco Giovanni ;   et al. | 2018-03-08 |
Memory wear leveling Grant 9,830,087 - Fontana , et al. November 28, 2 | 2017-11-28 |
Sub-sector wear leveling in memories Grant 9,747,045 - Fontana , et al. August 29, 2 | 2017-08-29 |
Memory Wear Leveling App 20160139826 - Fontana; Marco Giovanni ;   et al. | 2016-05-19 |
Sub-sector Wear Leveling In Memories App 20160062683 - Fontana; Marco Giovanni ;   et al. | 2016-03-03 |
Sub-sector wear leveling in memories Grant 9,195,590 - Fontana , et al. November 24, 2 | 2015-11-24 |
Sub-sector Wear Leveling In Memories App 20150067232 - FONTANA; Marco Giovanni ;   et al. | 2015-03-05 |
Sense amplifier with equalizer Grant 7,136,305 - Pagliato , et al. November 14, 2 | 2006-11-14 |
Parallel sense amplifier with mirroring of the current to be measured into each reference branch Grant 7,075,844 - Pagliato , et al. July 11, 2 | 2006-07-11 |
Sense amplifier App 20050063236 - Pagliato, Mauro ;   et al. | 2005-03-24 |
Parallel sense amplifier with mirroring of the current to be measured into each reference branch App 20040228179 - Pagliato, Mauro ;   et al. | 2004-11-18 |
Reading circuit and method for a multilevel non-volatile memory Grant 6,657,895 - Pagliato , et al. December 2, 2 | 2003-12-02 |
Circuital structure for reading data in a non-volatile memory device Grant 6,549,473 - Rolandi , et al. April 15, 2 | 2003-04-15 |
Method and circuit for programming a multilevel non-volatile memory Grant 6,525,961 - Rolandi , et al. February 25, 2 | 2003-02-25 |
Circuital structure for programming data in a non-volatile memory device Grant 6,507,517 - Rolandi , et al. January 14, 2 | 2003-01-14 |
Reading circuit and method for a multilevel non-volatile memory App 20020186592 - Pagliato, Mauro ;   et al. | 2002-12-12 |
Method and circuit for programming a multilevel non-volatile memory App 20020071307 - Rolandi, Paolo ;   et al. | 2002-06-13 |
Circuital structure for reading data in a non-volatile memory device App 20020015332 - Rolandi, Paolo ;   et al. | 2002-02-07 |
Circuital structure for programming data in a non-volatile memory device App 20020015326 - Rolandi, Paolo ;   et al. | 2002-02-07 |
Integrated device with voltage selector App 20010052810 - Rolandi, Paolo ;   et al. | 2001-12-20 |
Low-consumption charge pump for a nonvolatile memory App 20010046165 - Rolandi, Paolo ;   et al. | 2001-11-29 |
Method and circuit for testing memory cells in a multilevel memory device Grant 6,301,157 - Riva , et al. October 9, 2 | 2001-10-09 |
Voltage boosting device, in particular for speeding power-up of multilevel nonvolatile memories App 20010020839 - Rolandi, Paolo ;   et al. | 2001-09-13 |
Method and circuit for trimming the internal timing conditions of a semiconductor memory device Grant 6,009,041 - Rolandi , et al. December 28, 1 | 1999-12-28 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.