loadpatents
name:-0.048908948898315
name:-0.034548997879028
name:-0.0054640769958496
Moll; Hans-Peter Patent Filings

Moll; Hans-Peter

Patent Applications and Registrations

Patent applications and USPTO patent grants for Moll; Hans-Peter.The latest application filed is for "semiconductor device including a leveling dielectric fill material".

Company Profile
4.32.40
  • Moll; Hans-Peter - Dresden DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor device including a leveling dielectric fill material
Grant 10,395,981 - Moll , et al. A
2019-08-27
Semiconductor Device Including A Leveling Dielectric Fill Material
App 20190122921 - Moll; Hans-Peter ;   et al.
2019-04-25
Semiconductor devices and manufacturing techniques for reduced aspect ratio of neighboring gate electrode lines
Grant 10,224,251 - Moll , et al.
2019-03-05
Semiconductor Devices And Manufacturing Techniques For Reduced Aspect Ratio Of Neighboring Gate Electrode Lines
App 20190043764 - Moll; Hans-Peter ;   et al.
2019-02-07
Detection of gate-to-source/drain shorts
Grant 10,048,311 - Moll , et al. August 14, 2
2018-08-14
FDSOI-capacitor
Grant 9,960,184 - Hoentschel , et al. May 1, 2
2018-05-01
Fdsoi - Capacitor
App 20170317108 - Hoentschel; Jan ;   et al.
2017-11-02
FDSOI--capacitor
Grant 9,735,174 - Hoentschel , et al. August 15, 2
2017-08-15
Trench Based Charge Pump Device
App 20170162557 - Moll; Hans-Peter ;   et al.
2017-06-08
Test structures and method of forming an according test structure
Grant 9,673,115 - Moll , et al. June 6, 2
2017-06-06
Test Structures And Method Of Forming An According Test Structure
App 20170133287 - Moll; Hans-Peter ;   et al.
2017-05-11
Semiconductor device with thin-film resistor
Grant 9,627,409 - Moll , et al. April 18, 2
2017-04-18
Integrated circuit product with bulk and SOI semiconductor devices
Grant 9,608,003 - Baars , et al. March 28, 2
2017-03-28
Detection Of Gate-to-source/drain Shorts
App 20170067955 - Moll; Hans-Peter ;   et al.
2017-03-09
Electrical Gate-to-source/drain Connection
App 20170062438 - Moll; Hans-Peter ;   et al.
2017-03-02
Method of manufacturing P-channel FET device with SiGe channel
Grant 9,553,030 - Moll , et al. January 24, 2
2017-01-24
E-fuse in SOI configuration
Grant 9,553,046 - Hoentschel , et al. January 24, 2
2017-01-24
E-fuse In Soi Configuration
App 20160343659 - Hoentschel; Jan ;   et al.
2016-11-24
Fully depleted device with buried insulating layer in channel region
Grant 9,502,564 - Moll , et al. November 22, 2
2016-11-22
Method Of Manufacturing P-channel Fet Device With Sige Channel
App 20160315016 - Moll; Hans-Peter ;   et al.
2016-10-27
Integrated Circuit Product With Bulk And Soi Semiconductor Devices
App 20160307926 - Baars; Peter ;   et al.
2016-10-20
Semiconductor device with thin-film resistor
App 20160300856 - Moll; Hans-Peter ;   et al.
2016-10-13
Semiconductor structure including at least one electrically conductive pillar, semiconductor structure including a contact contacting an outer layer of an electrically conductive structure and method for the formation thereof
Grant 9,466,685 - Moll , et al. October 11, 2
2016-10-11
Fully Depleted Device With Buried Insulating Layer In Channel Region
App 20160268431 - Moll; Hans-Peter ;   et al.
2016-09-15
Cointegration of bulk and SOI semiconductor devices
Grant 9,443,871 - Baars , et al. September 13, 2
2016-09-13
Methods Of Forming A Masking Pattern And A Semiconductor Device Structure
App 20160260606 - Moll; Hans-Peter ;   et al.
2016-09-08
Semiconductor Structure Including At Least One Electrically Conductive Pillar, Semiconductor Structure Including A Contact Contacting An Outer Layer Of An Electrically Conductive Structure And Method For The Formation Thereof
App 20160247891 - Moll; Hans-Peter ;   et al.
2016-08-25
Compact FDSOI device with Bulex contact extending through buried insulating layer adjacent gate structure for back-bias
Grant 9,425,189 - Moll , et al. August 23, 2
2016-08-23
Cointegration Of Bulk And Soi Semiconductor Devices
App 20160204128 - Baars; Peter ;   et al.
2016-07-14
Fdsoi - Capacitor
App 20160204129 - Hoentschel; Jan ;   et al.
2016-07-14
Embedded capacitor
Grant 9,391,156 - Moll , et al. July 12, 2
2016-07-12
FD devices in advanced semiconductor techniques
Grant 9,385,232 - Moll , et al. July 5, 2
2016-07-05
Fd Devices In Advanced Semiconductor Techniques
App 20160118499 - Moll; Hans-Peter ;   et al.
2016-04-28
Embedded Capacitor
App 20160064471 - Moll; Hans-Peter ;   et al.
2016-03-03
INTEGRATED CIRCUITS WITH VERTICAL JUNCTIONS BETWEEN nFETS AND pFETS, AND METHODS OF MANUFACTURING THE SAME
App 20150357433 - Moll; Hans-Peter ;   et al.
2015-12-10
Integrated circuits with protected resistors and methods for fabricating the same
Grant 9,111,756 - Patzer , et al. August 18, 2
2015-08-18
Top corner rounding by implant-enhanced wet etching
Grant 9,023,709 - Moll , et al. May 5, 2
2015-05-05
Integrated Circuits With Protected Resistors And Methods For Fabricating The Same
App 20150084183 - Patzer; Joachim ;   et al.
2015-03-26
Top Corner Rounding By Implant-enhanced Wet Etching
App 20150064872 - Moll; Hans-Peter ;   et al.
2015-03-05
Methods of forming asymmetric spacers on various structures on integrated circuit products
Grant 8,889,022 - Moll , et al. November 18, 2
2014-11-18
Methods Of Forming Asymmetric Spacers On Various Structures On Integrated Circuit Products
App 20140248778 - Moll; Hans-Peter ;   et al.
2014-09-04
Interconnect structure for semiconductor devices
Grant 8,138,538 - Moll , et al. March 20, 2
2012-03-20
Method of forming a semiconductor device
Grant 7,754,579 - Wilson , et al. July 13, 2
2010-07-13
Interconnect Structure For Semiconductor Devices
App 20100090264 - Moll; Hans-Peter ;   et al.
2010-04-15
Single-Sided Trench Contact Window
App 20100090348 - Park; Inho ;   et al.
2010-04-15
Method for producing a trench transistor and trench transistor
Grant 7,605,032 - Luyken , et al. October 20, 2
2009-10-20
Integrated Device
App 20090039458 - Stopford; Philip ;   et al.
2009-02-12
Method of forming a semiconductor device
App 20080044980 - Wilson; Kimberly ;   et al.
2008-02-21
Method for masking a recess in a structure having a high aspect ratio
Grant 7,261,829 - Efferenn , et al. August 28, 2
2007-08-28
Method for producing a trench transistor and trench transistor
App 20070075361 - Luyken; Richard Johannes ;   et al.
2007-04-05
Method For Producing A Structure With A Low Aspect Ratio
App 20070054432 - Moll; Hans-Peter
2007-03-08
Method for fabricating a self-aligning mask
Grant 7,125,778 - Efferenn , et al. October 24, 2
2006-10-24
Method for fabricating a hole trench storage capacitor in a semiconductor substrate, and hole trench storage capacitor
Grant 7,084,029 - Kundalgurki , et al. August 1, 2
2006-08-01
Process for producing an etching mask on a microstructure, in particular a semiconductor structure with trench capacitors, and corresponding use of the etching mask
Grant 7,037,777 - Moll , et al. May 2, 2
2006-05-02
Method for fabricating a semiconductor structure
Grant 6,964,912 - Efferenn , et al. November 15, 2
2005-11-15
Method for masking a recess in a structure with a large aspect ratio
App 20050224451 - Efferenn, Dirk ;   et al.
2005-10-13
Semiconductor substrate with trenches of varying depth
Grant 6,932,916 - Manger , et al. August 23, 2
2005-08-23
Method for fabricating an integrated semiconductor component
Grant 6,924,209 - Moll , et al. August 2, 2
2005-08-02
Method for fabricating a trench capacitor with an insulation collar
Grant 6,916,721 - Heineck , et al. July 12, 2
2005-07-12
Method for fabricating a hole trench storage capacitor in a semiconductor substrate, and hole trench storage capacitor
App 20050093049 - Kundalgurki, Srivatsa ;   et al.
2005-05-05
Process for producing an etching mask on a microstructure, in particular a semiconductor structure with trench capacitors, and corresponding use of the etching mask
App 20040203238 - Moll, Hans-Peter ;   et al.
2004-10-14
Method for fabricating a trench capacitor with an insulation collar
App 20040197988 - Heineck, Lars ;   et al.
2004-10-07
Method for fabricating a semiconductor structure
App 20040157390 - Efferenn, Dirk ;   et al.
2004-08-12
Method for producing a shallow trench isolation for n- and p-channel field-effect transistors in a semiconductor module
Grant 6,770,530 - Efferenn , et al. August 3, 2
2004-08-03
Method for filling depressions on a semiconductor wafer
Grant 6,716,720 - Efferenn , et al. April 6, 2
2004-04-06
Method for producing an integrated semiconductor component
App 20040058509 - Moll, Hans-Peter ;   et al.
2004-03-25
Semiconductor substrate with trenches of varying depth
App 20040029385 - Manger, Dirk ;   et al.
2004-02-12
Method for producing a shallow trench isolation for n- and p- channel field-effect transistors in a semiconductor module
App 20030181019 - Efferenn, Dirk ;   et al.
2003-09-25
Method for filling depressions on a semiconductor wafer
App 20030166327 - Efferenn, Dirk ;   et al.
2003-09-04
Method for fabricating a self-aligning mask
App 20030040184 - Efferenn, Dirk ;   et al.
2003-02-27
Method for manufacturing an isolation trench filled with a high-density plasma-chemical vapor deposition oxide
App 20030003682 - Moll, Hans-Peter ;   et al.
2003-01-02
Method for producing circuit structures on a semiconductor substrate and semiconductor configuration with functional circuit structures and dummy circuit structures
App 20020061614 - Kling, Sabine ;   et al.
2002-05-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed