Moldauer; Peter Shaw

Patent Applications and Registrations

Patent applications and USPTO patent grants for Moldauer; Peter Shaw.The latest application filed is for "routing vias in a substrate from bypass capacitor pads".

Company Profile

0.11.11

Moldauer; Peter Shaw - Wellington CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Routing vias in a substrate from bypass capacitor pads Grant 7,326,860 - Nelson , et al. February 5, 2	2008-02-05
Routing power and ground vias in a substrate Grant 7,327,583 - Nelson , et al. February 5, 2	2008-02-05
Method and structure for external control of ESD protection in electronic circuits Grant 7,203,043 - Culler , et al. April 10, 2	2007-04-10
Routing vias in a substrate from bypass capacitor pads App 20060225916 - Nelson; Jerimy ; et al.	2006-10-12
Routing differential signal lines in a substrate Grant 7,078,812 - Frank , et al. July 18, 2	2006-07-18
Routing vias in a substrate from bypass capacitor pads Grant 7,075,185 - Nelson , et al. July 11, 2	2006-07-11
Routing vias in a substrate from bypass capacitor pads App 20060055049 - Nelson; Jerimy ; et al.	2006-03-16
Routing power and ground vias in a substrate App 20060055022 - Nelson; Jerimy ; et al.	2006-03-16
Routing differential signal lines in a substrate App 20060043537 - Frank; Mark D. ; et al.	2006-03-02
Verifying proximity of ground vias to signal vias in an integrated circuit Grant 6,922,822 - Frank , et al. July 26, 2	2005-07-26
Oscillator method and apparatus for a test chip Grant 6,861,912 - Culler , et al. March 1, 2	2005-03-01
Method and structure for external control of ESD protection in electronic circuits App 20040240129 - Moldauer, Peter Shaw ; et al.	2004-12-02
Inter-signal proximity verification in an integrated circuit Grant 6,807,657 - Frank , et al. October 19, 2	2004-10-19
Terminating pathway for a clock signal Grant 6,788,135 - Yunker , et al. September 7, 2	2004-09-07
Verifying proximity of ground metal to signal traces in an integrated circuit Grant 6,769,102 - Frank , et al. July 27, 2	2004-07-27
Synthesizing signal net information from multiple integrated circuit package models App 20040143531 - Frank, Mark D. ; et al.	2004-07-22
Synthesizing signal net information from multiple integrated circuit package models Grant 6,711,730 - Frank , et al. March 23, 2	2004-03-23
Inter-signal proximity verification in an integrated circuit App 20040015806 - Frank, Mark D. ; et al.	2004-01-22
Verifying proximity of ground metal to signal traces in an integrated circuit App 20040015795 - Frank, Mark D. ; et al.	2004-01-22
Verifying proximity of ground vias to signal vias in an integrated circuit App 20040015796 - Frank, Mark D. ; et al.	2004-01-22
Synthesizing signal net information from multiple integrated circuit package models App 20030212980 - Frank, Mark D. ; et al.	2003-11-13
Software tool for generation of scattering parameter models of N-port lumped element circuits for use in spice simulators App 20030065498 - Bois, Karl J. ; et al.	2003-04-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.