loadpatents
Patent applications and USPTO patent grants for Mojaradi; Mohamad M..The latest application filed is for "layout for a high voltage darlington pair".
Patent | Date |
---|---|
Layout for a high voltage darlington pair Grant 5,541,439 - Mojaradi , et al. July 30, 1 | 1996-07-30 |
High voltage ignition control apparatus for an internal combustion engine Grant 5,529,046 - Werner , et al. June 25, 1 | 1996-06-25 |
Method of fabricating NMOS and PMOS FET's in a CMOS process Grant 5,424,226 - Vo , et al. June 13, 1 | 1995-06-13 |
Stacked high voltage transistor unit Grant 5,382,826 - Mojaradi , et al. January 17, 1 | 1995-01-17 |
High voltage integrated flyback circuit in 2 .mu.m CMOS Grant 5,329,147 - Vo , et al. July 12, 1 | 1994-07-12 |
Integrated device having MOS transistors which enable positive and negative voltage swings Grant 5,321,293 - Mojaradi , et al. June 14, 1 | 1994-06-14 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.