loadpatents
name:-0.4177610874176
name:-0.20145702362061
name:-0.001676082611084
MOHAN; Jitendra Patent Filings

MOHAN; Jitendra

Patent Applications and Registrations

Patent applications and USPTO patent grants for MOHAN; Jitendra.The latest application filed is for "synergistic fungicidal composition".

Company Profile
0.31.4
  • MOHAN; Jitendra - Delhi IN
  • Mohan; Jitendra - Santa Clara CA
  • Mohan; Jitendra - Palo Alto CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Synergistic Fungicidal Composition
App 20220295790 - MUNDHRA; Parikshit ;   et al.
2022-09-22
Configurable-aggregation retimer with media-dedicated controllers
Grant 11,327,913 - Morrison , et al. May 10, 2
2022-05-10
Low-latency signaling-link retimer
Grant 11,258,696 - Morrison , et al. February 22, 2
2022-02-22
Low-latency retimer with seamless clock switchover
Grant 11,150,687 - Mohan , et al. October 19, 2
2021-10-19
System and method for adding a low data rate data channel to a 100Base-T ethernet link
Grant 8,873,592 - Mohan October 28, 2
2014-10-28
Low voltage differential signal driver with reduced power consumption
Grant 8,638,125 - Abugharbieh , et al. January 28, 2
2014-01-28
Low Voltage Differential Signal Driver With Reduced Power Consumption
App 20110234318 - Abugharbieh; Khaldoon ;   et al.
2011-09-29
System and method for providing a strobed comparator with reduced offset and reduced charge kickback
Grant 7,800,411 - Mohan September 21, 2
2010-09-21
Driver for vertical-cavity surface-emitting laser and method
Grant 7,630,422 - Ziazadeh , et al. December 8, 2
2009-12-08
Method of using low bandwidth sensor for measuring high frequency AC modulation amplitude
Grant 7,502,568 - Mohan March 10, 2
2009-03-10
Apparatus and method for loss of signal detection in a receiver
Grant 7,477,077 - Aude , et al. January 13, 2
2009-01-13
Apparatus and method for high-speed serial communications
Grant 7,474,133 - Aude , et al. January 6, 2
2009-01-06
Two-layer electrical substrate for optical devices
Grant 7,432,575 - Pendse , et al. October 7, 2
2008-10-07
Method for generating non-overlapping N-phases of divide-by-N clocks with precise 1/N duty ratio using a shift register
Grant 7,395,286 - Koh , et al. July 1, 2
2008-07-01
Method of sensing VCSEL light output power by monitoring electrical characteristics of the VCSEL
Grant 7,333,521 - Mohan February 19, 2
2008-02-19
AC/DC coupling input network with low-power common-mode correction for current-mode-logic drivers
Grant 7,224,189 - Ziazadeh , et al. May 29, 2
2007-05-29
Combined analog signal gain controller and equalizer
Grant 7,209,007 - Kamal , et al. April 24, 2
2007-04-24
Differential amplifier with increased common mode loop gain at low frequencies
Grant 7,209,006 - Mohan April 24, 2
2007-04-24
Configuration for dockable portable computers using a single ethernet physical layer chip and transformer
Grant 7,107,380 - Mohan September 12, 2
2006-09-12
Electrical interconnect with minimal parasitic capacitance
Grant 7,098,540 - Mohan , et al. August 29, 2
2006-08-29
Inductive-capacitive (LC) based quadrature voltage controlled oscillator (VCO) with deterministic quadrature signal phase relationship
Grant 6,970,048 - Devnath , et al. November 29, 2
2005-11-29
Fault state detection mechanism for a ring-counter-based frequency divider-by-N that generates non-overlapping N-phases of divide-by-N clocks with 1/N duty ratio
Grant 6,950,490 - Koh , et al. September 27, 2
2005-09-27
Band-gap reference circuit with averaged current mirror offsets and method
Grant 6,930,537 - Ceekala , et al. August 16, 2
2005-08-16
Two-layer electrical substrate for optical devices
App 20040216918 - Pendse, Neeraj Anil ;   et al.
2004-11-04
Two-layer electrical substrate for optical devices
Grant 6,765,275 - Pendse , et al. July 20, 2
2004-07-20
Apparatus and method for employing gain dependent biasing to reduce offset and noise in a current conveyor type amplifier
Grant 6,724,251 - Ziazadeh , et al. April 20, 2
2004-04-20
Fast set reset latch with complementary outputs having equal delay and duty cycle
Grant 6,714,053 - Mohan March 30, 2
2004-03-30
Operational amplifier circuit with improved feedback factor
Grant 6,657,489 - Ziazadeh , et al. December 2, 2
2003-12-02
Fast set reset latch with complementary outputs having equal delay and duty cycle
App 20030164719 - Mohan, Jitendra
2003-09-04
High-speed current-mirror circuitry and method of operating the same
Grant 6,606,001 - Ziazadeh , et al. August 12, 2
2003-08-12
Amplifier for improving open-loop gain and bandwidth in a switched capacitor system
Grant 6,486,821 - Aude , et al. November 26, 2
2002-11-26
Digital slew rate and duty cycle control circuit and method
Grant 6,069,511 - Mohan May 30, 2
2000-05-30
Fully switched, class-B, high speed current amplifier driver
Grant 5,986,479 - Mohan November 16, 1
1999-11-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed