loadpatents
name:-0.027533054351807
name:-0.0245361328125
name:-0.0047190189361572
Mocuta; Dan M. Patent Filings

Mocuta; Dan M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mocuta; Dan M..The latest application filed is for "finfet with constrained source-drain epitaxial region".

Company Profile
0.19.21
  • Mocuta; Dan M. - Lagrangeville NY
  • Mocuta; Dan M. - Langrageville NY
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
FinFET with constrained source-drain epitaxial region
Grant 9,673,197 - Greene , et al. June 6, 2
2017-06-06
FinFET with constrained source-drain epitaxial region
Grant 9,536,879 - Greene , et al. January 3, 2
2017-01-03
Finfet With Constrained Source-drain Epitaxial Region
App 20160329428 - Greene; Brian J. ;   et al.
2016-11-10
Self-aligned laterally extended strap for a dynamic random access memory cell
Grant 9,461,050 - Kim , et al. October 4, 2
2016-10-04
FinFET with constrained source-drain epitaxial region
Grant 9,443,854 - Greene , et al. September 13, 2
2016-09-13
Constrained epitaxial source/drain regions on semiconductor-on-insulator finFET device
Grant 9,299,780 - Greene , et al. March 29, 2
2016-03-29
Finfet With Constrained Source-drain Epitaxial Region
App 20160043082 - Greene; Brian J. ;   et al.
2016-02-11
Constrained epitaxial source/drain regions on semiconductor-on-insulator finFET device
Grant 9,252,215 - Greene , et al. February 2, 2
2016-02-02
Finfet With Constrained Source-drain Epitaxial Region
App 20160013185 - Greene; Brian J. ;   et al.
2016-01-14
Constrained Epitaxial Source/drain Regions On Semiconductor-on-insulator Finfet Device
App 20150357412 - Greene; Brian J. ;   et al.
2015-12-10
Multi-height Multi-composition Semiconductor Fins
App 20150333087 - Greene; Brian J. ;   et al.
2015-11-19
Constrained Epitaxial Source/drain Regions On Semiconductor-on-insulator Finfet Device
App 20150279958 - Greene; Brian J. ;   et al.
2015-10-01
Multi-height multi-composition semiconductor fins
Grant 9,093,275 - Greene , et al. July 28, 2
2015-07-28
Self-aligned Laterally Extended Strap For A Dynamic Random Access Memory Cell
App 20150162336 - Kim; Byeong Y. ;   et al.
2015-06-11
Multi-height Multi-composition Semiconductor Fins
App 20150108616 - Greene; Brian J. ;   et al.
2015-04-23
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain
Grant 8,168,971 - Chidambarrao , et al. May 1, 2
2012-05-01
MOSFET with super-steep retrograded island
Grant 7,723,750 - Zhu , et al. May 25, 2
2010-05-25
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain
Grant 7,691,698 - Chidambarrao , et al. April 6, 2
2010-04-06
Method of forming thin SGOI wafers with high relaxation and low stacking fault defect density
Grant 7,550,370 - Chen , et al. June 23, 2
2009-06-23
Structure and method for manufacturing device with ultra thin SOI at the tip of a V-shape channel
Grant 7,528,027 - Zhu , et al. May 5, 2
2009-05-05
Protecting silicon germanium sidewall with silicon for strained silicon/silicon mosfets
Grant 7,498,602 - Zhu , et al. March 3, 2
2009-03-03
Pseudomorphic Si/sige/si Body Device With Embedded Sige Source/drain
App 20080179680 - CHIDAMBARRAO; Dureseti ;   et al.
2008-07-31
N-fets With Tensilely Strained Semiconductor Channels, And Method For Fabricating Same Using Buried Pseudomorphic Layers
App 20080179636 - Chidambarrao; Dureseti ;   et al.
2008-07-31
Structure And Method For Manufacturing Mosfet With Super-steep Retrograded Island
App 20070252203 - Zhu; Huilong ;   et al.
2007-11-01
Structure and method for manufacturing MOSFET with super-steep retrograded island
Grant 7,268,049 - Zhu , et al. September 11, 2
2007-09-11
Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain
App 20070196987 - Chidambarrao; Dureseti ;   et al.
2007-08-23
Method of forming thin sgoi wafers with high relaxation and low stacking fault defect density
App 20070128840 - Chen; Huajie ;   et al.
2007-06-07
Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs
Grant 7,202,132 - Zhu , et al. April 10, 2
2007-04-10
Protecting Silicon Germanium Sidewall With Silicon For Strained Silicon Silicon Mosfets
App 20060163608 - ZHU; Huilong ;   et al.
2006-07-27
Chemical treatment to retard diffusion in a semiconductor overlayer
Grant 7,071,103 - Chan , et al. July 4, 2
2006-07-04
Structure and method for manufacturing MOSFET with super-steep retrograded island
App 20060068555 - Zhu; Huilong ;   et al.
2006-03-30
Chemical Treatment To Retard Diffusion In A Semiconductor Overlayer
App 20060024934 - Chan; Kevin K. ;   et al.
2006-02-02
Method of preventing surface roughening during hydrogen prebake of SiGe substrates
Grant 6,958,286 - Chen , et al. October 25, 2
2005-10-25
Protecting Silicon Germanium Sidewall with Silicon for Strained Silicon/Silicon Germanium MOSFETs
App 20050156154 - Zhu, Huilong ;   et al.
2005-07-21
High performance CMOS device structure with mid-gap metal gate
Grant 6,916,698 - Mocuta , et al. July 12, 2
2005-07-12
Method of preventing surface roughening during hydrogen prebake of SiGe substrates
App 20050148161 - Chen, Huajie ;   et al.
2005-07-07
Method of preventing surface roughening during hydrogen pre-bake of SiGe substrates using chlorine containing gases
App 20050148162 - Chen, Huajie ;   et al.
2005-07-07
High performance CMOS device structure with mid-gap metal gate
App 20040171205 - Mocuta, Anda C. ;   et al.
2004-09-02
High performance CMOS device structure with mid-gap metal gate
Grant 6,762,469 - Mocuta , et al. July 13, 2
2004-07-13
High performance CMOS device structure with mid-gap metal gate
App 20030197230 - Mocuta, Anda C. ;   et al.
2003-10-23

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed