loadpatents
name:-0.00053501129150391
name:-0.011043787002563
name:-0.00060606002807617
Mochizuki; Hirohiko Patent Filings

Mochizuki; Hirohiko

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mochizuki; Hirohiko.The latest application filed is for "semiconductor device".

Company Profile
0.15.0
  • Mochizuki; Hirohiko - Kawasaki JP
  • Mochizuki; Hirohiko - Tokyo JP
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Semiconductor device
Grant 6,166,992 - Takemae , et al. December 26, 2
2000-12-26
Semiconductor memory device having a dummy cell resetting the bit lines to a reset potential that is based on data read in a previous read data
Grant 6,154,405 - Takemae , et al. November 28, 2
2000-11-28
System configured of synchronous semiconductor device for adjusting timing of each input and semiconductor device used therefor
Grant 6,028,816 - Takemae , et al. February 22, 2
2000-02-22
Semiconductor integrated circuit device with voltage patterns
Grant 5,986,293 - Suzuki , et al. November 16, 1
1999-11-16
Reference voltage generating circuit having step-down circuit outputting a voltage equal to a reference voltage
Grant 5,757,226 - Yamada , et al. May 26, 1
1998-05-26
Semiconductor memory device and method of forming the same
Grant 5,537,354 - Mochizuki , et al. July 16, 1
1996-07-16
Semiconductor memory device
Grant 5,535,169 - Endo , et al. July 9, 1
1996-07-09
Semiconductor memory having a plurality of banks usable in a plurality of bank configurations
Grant 5,483,497 - Mochizuki , et al. January 9, 1
1996-01-09
Semiconductor memory device having improved connections between word lines and memory cell array blocks
Grant 5,329,492 - Mochizuki July 12, 1
1994-07-12
Dynamic random access memory having dummy word line for facilitating reset of row address latch
Grant 4,989,182 - Mochizuki , et al. January 29, 1
1991-01-29
Memory device employing address multiplexing
Grant 4,807,192 - Nakano , et al. February 21, 1
1989-02-21
Semiconductor memory device having active pull-up circuits
Grant 4,601,017 - Mochizuki , et al. July 15, 1
1986-07-15
Semiconductor devices having fuses
Grant 4,413,272 - Mochizuki , et al. November 1, 1
1983-11-01
Semiconductor memory device technical field
Grant 4,392,211 - Nakano , et al. July 5, 1
1983-07-05
Boosting circuit
Grant 4,382,194 - Nakano , et al. May 3, 1
1983-05-03

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed