Mo; Brian Sze-Ki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mo; Brian Sze-Ki.The latest application filed is for "method of forming a fet having ultra-low on-resistance and low gate charge".

Company Profile

0.19.16

Mo; Brian Sze-Ki - Palo Alto CA US
Mo; Brian Sze-Ki - Fremont CA US
Mo, Brian Sze-Ki - Stanford CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
FET device having ultra-low on-resistance and low gate charge Grant 8,710,584 - Bencuya , et al. April 29, 2	2014-04-29
Method of manufacture and structure for a trench transistor having a heavy body region Grant 8,476,133 - Mo , et al. July 2, 2	2013-07-02
Method of Forming a FET Having Ultra-low On-resistance and Low Gate Charge App 20120171828 - Bencuya; Izak ; et al.	2012-07-05
Method of forming a FET having ultra-low on-resistance and low gate charge Grant 8,101,484 - Bencuya , et al. January 24, 2	2012-01-24
Method of Manufacturing a Trench Transistor Having a Heavy Body Region App 20100264487 - Mo; Brian Sze-Ki ; et al.	2010-10-21
Method of Forming a FET Having Ultra-low On-resistance and Low Gate Charge App 20100258864 - Bencuya; Izak ; et al.	2010-10-14
Method of forming a FET having ultra-low on-resistance and low gate charge Grant 7,745,289 - Bencuya , et al. June 29, 2	2010-06-29
Method of manufacturing a trench transistor having a heavy body region Grant 7,736,978 - Mo , et al. June 15, 2	2010-06-15
Method of Manufacturing a Trench Transistor Having a Heavy Body Region App 20100112767 - Mo; Brian Sze-Ki ; et al.	2010-05-06
Method of manufacturing a trench transistor having a heavy body region Grant 7,696,571 - Mo , et al. April 13, 2	2010-04-13
Method of Manufacturing a Trench Transistor Having a Heavy Body Region App 20090134458 - Mo; Brian Sze-Ki ; et al.	2009-05-28
Method of manufacturing a trench transistor having a heavy body region App 20070042551 - Mo; Brian Sze-Ki ; et al.	2007-02-22
Method of manufacturing a trench transistor having a heavy body region Grant 7,148,111 - Mo , et al. December 12, 2	2006-12-12
Method of forming a trench transistor having a superior gate dielectric Grant 6,927,134 - Mo , et al. August 9, 2	2005-08-09
Method of forming a FET having ultra-low on-resistance and low gate charge App 20050153497 - Bencuya, Izak ; et al.	2005-07-14
Method of manufacturing a trench transistor having a heavy body region App 20050079676 - Mo, Brian Sze-Ki ; et al.	2005-04-14
Method of manufacturing a trench transistor having a heavy body region Grant 6,828,195 - Mo , et al. December 7, 2	2004-12-07
Field effect transistor and method of its manufacture App 20040145015 - Mo, Brian Sze-Ki ; et al.	2004-07-29
Method of forming vertical mosfet with ultra-low on-resistance and low gate charge App 20040142523 - Bencuya, Izak ; et al.	2004-07-22
Field effect transistor and method of its manufacture Grant 6,710,406 - Mo , et al. March 23, 2	2004-03-23
Vertical MOSFET with ultra-low resistance and low gate charge Grant 6,696,726 - Bencuya , et al. February 24, 2	2004-02-24
Field effect transistor and method of its manufacture App 20030127688 - Mo, Brian Sze-Ki ; et al.	2003-07-10
Trench transistor with self-aligned source Grant 6,583,010 - Mo June 24, 2	2003-06-24
Method of manufacturing a field effect transistor Grant 6,521,497 - Mo February 18, 2	2003-02-18
Field effect transistor and method of its manufacture App 20020140027 - Mo, Brian Sze-Ki ; et al.	2002-10-03
Field effect transistor and method of its manufacture Grant 6,429,481 - Mo , et al. August 6, 2	2002-08-06
Method of forming a trench transistor having a superior gate dielectric App 20020100932 - Mo, Brian Sze-Ki ; et al.	2002-08-01
Trench transistor with superior gate dielectric Grant 6,404,007 - Mo , et al. June 11, 2	2002-06-11
Method of forming trench transistor with self-aligned source App 20020038886 - Mo, Brian Sze-Ki	2002-04-04
Trench transistor with a self-aligned source Grant 6,316,806 - Mo November 13, 2	2001-11-13
Trench transistor with self-aligned source App 20010028084 - Mo, Brian Sze-Ki	2001-10-11
Field effect transistor and method of its manufacture App 20010023104 - Mo, Brian Sze-Ki	2001-09-20
Trench forming process and integrated circuit device including a trench Grant 6,103,635 - Chau , et al. August 15, 2	2000-08-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.