loadpatents
Patent applications and USPTO patent grants for Miyamoto; Tetsuo.The latest application filed is for "memory device, memory controller and memory system".
Patent | Date |
---|---|
Data transfer control apparatus and data transfer control method Grant 8,423,742 - Miyamoto April 16, 2 | 2013-04-16 |
Memory device, memory controller and memory system Grant 8,077,537 - Kawakubo , et al. December 13, 2 | 2011-12-13 |
Memory device, memory controller and memory system Grant 8,015,389 - Sato , et al. September 6, 2 | 2011-09-06 |
Memory device, memory controller and memory system Grant 8,004,921 - Kawakubo , et al. August 23, 2 | 2011-08-23 |
Microreactor Grant 7,850,930 - Miyamoto , et al. December 14, 2 | 2010-12-14 |
Memory device, memory controller and memory system Grant 7,814,294 - Sato , et al. October 12, 2 | 2010-10-12 |
Memory device, memory controller and memory system Grant 7,774,577 - Sato , et al. August 10, 2 | 2010-08-10 |
Memory Device, Memory Controller And Memory System App 20100172200 - KAWAKUBO; Tomohiro ;   et al. | 2010-07-08 |
Memory Device, Memory Controller And Memory System App 20100146201 - Kawakubo; Tomohiro ;   et al. | 2010-06-10 |
Memory device, memory controller and memory system Grant 7,729,200 - Ikeda , et al. June 1, 2 | 2010-06-01 |
NMR probe Grant 7,714,579 - Suematsu , et al. May 11, 2 | 2010-05-11 |
Memory device, memory controller and memory system Grant 7,668,040 - Ikeda , et al. February 23, 2 | 2010-02-23 |
Memory device, memory controller and memory system App 20090027988 - Sato; Takahiko ;   et al. | 2009-01-29 |
NMR Probe App 20080297156 - Suematsu; Hiroto ;   et al. | 2008-12-04 |
Data Transfer Control Apparatus And Data Transfer Control Method App 20080244159 - MIYAMOTO; Tetsuo | 2008-10-02 |
Memory device, memory controller and memory system App 20080189467 - Ikeda; Hitoshi ;   et al. | 2008-08-07 |
Memory device, memory controller and memory system App 20080181027 - Sato; Takahiro ;   et al. | 2008-07-31 |
Memory device, memory controller and memory system App 20080151678 - Ikeda; Hitoshi ;   et al. | 2008-06-26 |
Memory device, memory controller and memory system App 20080151670 - Kawakubo; Tomohiro ;   et al. | 2008-06-26 |
Memory device, memory controller and memory system App 20080151677 - Sato; Takahiko ;   et al. | 2008-06-26 |
Microreactor App 20080085227 - Miyamoto; Tetsuo ;   et al. | 2008-04-10 |
Arbiter circuit App 20080046611 - Miyamoto; Tetsuo ;   et al. | 2008-02-21 |
Functional block design method and apparatus Grant 7,076,754 - Miyamoto July 11, 2 | 2006-07-11 |
Integrated circuit layout method and program for mitigating effect due to voltage drop of power supply wiring Grant 6,799,310 - Miyamoto September 28, 2 | 2004-09-28 |
Functional block design method and apparatus App 20040044969 - Miyamoto, Tetsuo | 2004-03-04 |
Integrated circuit layout method and program for mitigating effect due to voltage drop of power supply wiring App 20030177461 - Miyamoto, Tetsuo | 2003-09-18 |
Solar lighting apparatus and controller for controlling the solar lighting apparatus Grant 5,729,387 - Takahashi , et al. March 17, 1 | 1998-03-17 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.