loadpatents
Patent applications and USPTO patent grants for Miyako; Satoyuki.The latest application filed is for "semiconductor device having through-substrate via".
Patent | Date |
---|---|
Semiconductor Device Having Through-substrate Via App 20130181349 - KOYAMA; Chie ;   et al. | 2013-07-18 |
Semiconductor memory device compensating leakage current Grant 7,848,171 - Miyako December 7, 2 | 2010-12-07 |
Semiconductor Memory Device Compensating Leakage Current App 20080298155 - Miyako; Satoyuki | 2008-12-04 |
ROM storing information by using pair of memory cells Grant 7,310,263 - Miyako December 18, 2 | 2007-12-18 |
ROM storing information by using pair of memory cells App 20070064465 - Miyako; Satoyuki | 2007-03-22 |
Semiconductor device App 20010040301 - Miyako, Satoyuki | 2001-11-15 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.