Miwa; Toru

Patent Applications and Registrations

Patent applications and USPTO patent grants for Miwa; Toru.The latest application filed is for "concurrent programming of multiple cells for non-volatile memory devices".

Company Profile

3.44.37

Miwa; Toru - Yokohama JP
Miwa; Toru - Kanagawa JP
Miwa; Toru - San Jose CA
Miwa; Toru - Yokkaichi JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Concurrent programming of multiple cells for non-volatile memory devices Grant 11,342,028 - Yang , et al. May 24, 2	2022-05-24
Concurrent Programming Of Multiple Cells For Non-volatile Memory Devices App 20210358553 - Yang; Xiang ; et al.	2021-11-18
Word line architecture for three dimensional NAND flash memory Grant 11,177,277 - Ookuma , et al. November 16, 2	2021-11-16
Memory plane structure for ultra-low read latency applications in non-volatile memories Grant 11,081,192 - Yabe , et al. August 3, 2	2021-08-03
Concurrent Programming Of Multiple Cells For Non-volatile Memory Devices App 20210233589 - Yang; Xiang ; et al.	2021-07-29
Differential Dbus Scheme For Low-latency Random Read For Nand Memories App 20210142858 - Yabe; Hiroki ; et al.	2021-05-13
Word Line Architecture For Three Dimensional Nand Flash Memory App 20210134828 - Ookuma; Naoki ; et al.	2021-05-06
Memory Plane Structure For Ultra-low Read Latency Applications In Non-volatile Memories App 20210134375 - Yabe; Hiroki ; et al.	2021-05-06
Differential dbus scheme for low-latency random read for NAND memories Grant 10,984,874 - Yabe , et al. April 20, 2	2021-04-20
Concurrent programming of multiple cells for non-volatile memory devices Grant 10,978,156 - Yang , et al. April 13, 2	2021-04-13
Area effective erase voltage isolation in NAND memory Grant 10,885,984 - Yabe , et al. January 5, 2	2021-01-05
Three-dimensional memory device containing bit line switches Grant 10,854,619 - Chibvongodze , et al. December 1, 2	2020-12-01
Three-dimensional memory device containing bit line switches Grant 10,734,080 - Chibvongodze , et al.	2020-08-04
Three-dimensional Memory Device Containing Bit Line Switches App 20200185039 - Chibvongodze; Hardwell ; et al.	2020-06-11
Three-dimensional Memory Device Containing Bit Line Switches App 20200185397 - Chibvongodze; Hardwell ; et al.	2020-06-11
Multicore on-die memory microcontroller Grant 10,635,526 - Yin , et al.	2020-04-28
Concurrent Programming Of Multiple Cells For Non-volatile Memory Devices App 20200005871 - YANG; Xiang ; et al.	2020-01-02
Multicore On-die Memory Microcontroller App 20180357123 - Yin; Yibo ; et al.	2018-12-13
Vertical resistor in 3D memory device with two-tier stack Grant 9,941,297 - Nishikawa , et al. April 10, 2	2018-04-10
Vertical Resistor In 3D Memory Device With Two-Tier Stack App 20170263642 - Nishikawa; Masatoshi ; et al.	2017-09-14
Vertical resistor in 3D memory device with two-tier stack Grant 9,691,781 - Nishikawa , et al. June 27, 2	2017-06-27
Vertical Resistor In 3d Memory Device With Two-tier Stack App 20170162592 - Nishikawa; Masatoshi ; et al.	2017-06-08
Passive devices for integration with three-dimensional memory devices Grant 9,646,981 - Nishikawa , et al. May 9, 2	2017-05-09
Integration of word line switches with word line contact via structures Grant 9,595,535 - Ogawa , et al. March 14, 2	2017-03-14
Passive devices for integration with three-dimensional memory devices Grant 9,589,981 - Nishikawa , et al. March 7, 2	2017-03-07
Verification process for non-volatile storage Grant RE46,264 - Hemink , et al. January 3, 2	2017-01-03
Passive Devices For Integration With Three-dimensional Memory Devices App 20160365352 - NISHIKAWA; Masatoshi ; et al.	2016-12-15
Passive Devices For Integration With Three-dimensional Memory Devices App 20160365351 - NISHIKAWA; Masatoshi ; et al.	2016-12-15
Defective word line detection Grant RE46,014 - Sakai , et al. May 24, 2	2016-05-24
Efficient smart verify method for programming 3D non-volatile memory Grant 9,142,298 - Dong , et al. September 22, 2	2015-09-22
Efficient smart verify method for programming 3D non-volatile memory Grant 9,142,302 - Dong , et al. September 22, 2	2015-09-22
Write data preservation for non-volatile storage Grant 9,135,989 - Sakai , et al. September 15, 2	2015-09-15
Non-volatile memory and methods with soft-bit reads while reading hard bits with compensation for coupling Grant 9,070,472 - Alrod , et al. June 30, 2	2015-06-30
Erratic program detection for non-volatile storage Grant 8,842,476 - Sakai , et al. September 23, 2	2014-09-23
Efficient Smart Verify Method For Programming 3D Non-Volatile Memory App 20140247662 - Dong; Yingda ; et al.	2014-09-04
Efficient Smart Verify Method For Programming 3D Non-Volatile Memory App 20140226406 - Dong; Yingda ; et al.	2014-08-14
Non-volatile memory and methods with asymmetric soft read points around hard read points Grant 8,782,495 - Alrod , et al. July 15, 2	2014-07-15
Write Data Preservation For Non-volatile Storage App 20140063961 - Sakai; Manabu ; et al.	2014-03-06
Defective word line detection Grant 8,630,118 - Sakai , et al. January 14, 2	2014-01-14
Non-volatile Memory And Methods With Soft-bit Reads While Reading Hard Bits With Compensation For Coupling App 20130308381 - Alrod; Idan ; et al.	2013-11-21
Non-volatile memory and methods with soft-bit reads while reading hard bits with compensation for coupling Grant 8,498,152 - Alrod , et al. July 30, 2	2013-07-30
Defective Word Line Detection App 20130114342 - Sakai; Manabu ; et al.	2013-05-09
Erratic Program Detection For Non-volatile Storage App 20130114344 - Sakai; Manabu ; et al.	2013-05-09
Verification process for non-volatile storage Grant 8,218,367 - Hemink , et al. July 10, 2	2012-07-10
Non-Volatile Memory And Methods With Soft-Bit Reads While Reading Hard Bits With Compensation For Coupling App 20120163085 - Alrod; Idan ; et al.	2012-06-28
Non-Volatile Memory And Methods With Asymmetric Soft Read Points Around Hard Read Points App 20120166913 - Alrod; Idan ; et al.	2012-06-28
Multi-pass programming for memory with reduced data storage requirement Grant 8,130,552 - Miwa , et al. March 6, 2	2012-03-06
Non-volatile memory and methods with reading soft bits in non uniform schemes Grant 8,099,652 - Alrod , et al. January 17, 2	2012-01-17
Verification Process For Non-volatile Storage App 20110235423 - Hemink; Gerrit Jan ; et al.	2011-09-29
Verification process for non-volatile storage Grant 7,978,527 - Hemink , et al. July 12, 2	2011-07-12
Multi-pass Programming For Memory With Reduced Data Storage Requirement App 20100061151 - Miwa; Toru ; et al.	2010-03-11
Program time adjustment as function of program voltage for improved programming speed in memory system Grant 7,675,780 - Lee , et al. March 9, 2	2010-03-09
Control gate line architecture Grant 7,672,163 - Miwa March 2, 2	2010-03-02
Verification Process For Non-volatile Storage App 20090296475 - Hemink; Gerrit Jan ; et al.	2009-12-03
Method for generating and adjusting selected word line voltage Grant 7,518,930 - Miwa April 14, 2	2009-04-14
Control Gate Line Architecture App 20090073767 - Miwa; Toru	2009-03-19
Variable program voltage increment values in non-volatile memory program operations Grant 7,474,561 - Li , et al. January 6, 2	2009-01-06
Non-volatile memory and control with improved partial page program capability Grant 7,453,735 - Li , et al. November 18, 2	2008-11-18
Systems utilizing variable program voltage increment values in non-volatile memory program operations Grant 7,450,426 - Li , et al. November 11, 2	2008-11-11
Program Time Adjustment as Function of Program Voltage For Improved Programming Speed in Memory System App 20080137432 - Lee; Shih-Chung ; et al.	2008-06-12
Variable Program Voltage Increment Values In Non-volatile Memory Program Operations App 20080084751 - Li; Yan ; et al.	2008-04-10
Systems Utilizing Variable Program Voltage Increment Values In Non-volatile Memory Program Operations App 20080084752 - Li; Yan ; et al.	2008-04-10
Program time adjustment as function of program voltage for improved programming speed in memory system Grant 7,330,373 - Lee , et al. February 12, 2	2008-02-12
Program time adjustment as function of program voltage for improved programming speed in programming method Grant 7,327,608 - Lee , et al. February 5, 2	2008-02-05
Non-Volatile Memory And Control With Improved Partial Page Program Capability App 20080025099 - Li; Yan ; et al.	2008-01-31
Method for generating and adjusting selected word line voltage App 20070247957 - Miwa; Toru	2007-10-25
Program time adjustment as function of program voltage for improved programming speed in programming method App 20070236991 - Lee; Shih-Chung ; et al.	2007-10-11
Program time adjustment as function of program voltage for improved programming speed in memory system App 20070237008 - Lee; Shih-Chung ; et al.	2007-10-11
Non-volatile memory and control with improved partial page program capability Grant 7,280,396 - Li , et al. October 9, 2	2007-10-09
Circuitry and device for generating and adjusting selected word line voltage Grant 7,269,092 - Miwa September 11, 2	2007-09-11
Non-Volatile Memory and Control with Improved Partial Page Program Capability App 20060203561 - Li; Yan ; et al.	2006-09-14
Non-volatile memory and control with improved partial page program capability Grant 7,057,939 - Li , et al. June 6, 2	2006-06-06
Non-volatile Memory And Control With Improved Partial Page Program Capability App 20050237814 - Li, Yan ; et al.	2005-10-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.