Miwa; Hiroyuki

Patent Applications and Registrations

Patent applications and USPTO patent grants for Miwa; Hiroyuki.The latest application filed is for "method of making a bipolar transistor having a reduced base transit time".

Company Profile

0.14.3

Miwa; Hiroyuki - Kanagawa JP
Miwa, Hiroyuki - Tokyo JP
Miwa; Hiroyuki - Toyota JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method of making a bipolar transistor having a reduced base transit time Grant 6,808,999 - Miwa October 26, 2	2004-10-26
Method of making a bipolar transistor having a reduced base transit time App 20020063309 - Miwa, Hiroyuki	2002-05-30
Semiconductor Device And Manufacturing Method Of The Same App 20020033509 - AMMO, HIROAKI ; et al.	2002-03-21
Method of production of semiconductor device App 20010055845 - Arai, Chihiro ; et al.	2001-12-27
Method of producing semiconductor device Grant 6,159,784 - Ammo , et al. December 12, 2	2000-12-12
Semiconductor device and method of manufacturing the semiconductor device Grant 6,043,552 - Miwa March 28, 2	2000-03-28
Structure of complementary bipolar transistors Grant 5,955,775 - Miwa September 21, 1	1999-09-21
Process of forming a gasket directly on workpiece, using a mold clamped to the workpiece Grant 5,686,032 - Mizobe , et al. November 11, 1	1997-11-11
Transistor wherein the base area is covered with an insulating layer which is overlaid with a conductive film that might be polysilicon crystal or aluminum Grant 5,666,001 - Miwa September 9, 1	1997-09-09
Manufacturing method for making bipolar device Grant 5,643,806 - Miwa , et al. July 1, 1	1997-07-01
Method and apparatus for SOI transistor Grant 5,629,217 - Miwa , et al. May 13, 1	1997-05-13
Method of making a MOS semiconductor device Grant 5,583,065 - Miwa December 10, 1	1996-12-10
Method for making bipolar transistor having double polysilicon structure Grant 5,541,124 - Miwa , et al. July 30, 1	1996-07-30
Method of producing Bi-CMOS transistors Grant 5,416,031 - Miwa May 16, 1	1995-05-16
Semiconductor device and process for fabricating the same Grant 5,414,291 - Miwa , et al. May 9, 1	1995-05-09
Method of forming a stacked semiconductor device wherein semiconductor layers and insulating films are sequentially stacked and forming openings through such films and etchings using one of the insulating films as a mask Grant 5,391,503 - Miwa , et al. February 21, 1	1995-02-21
Bipolar transistor Grant 5,187,554 - Miwa February 16, 1	1993-02-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.