Mittal; Sajal

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mittal; Sajal.The latest application filed is for "three-input exclusive nor/or gate using a cmos circuit".

Company Profile

9.8.6

Mittal; Sajal - Karnataka IN
Mittal; Sajal - Bangalore IN
Mittal; Sajal - New Delhi IN
Mittal; Sajal - Bengaluru IN

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Three-input exclusive NOR/OR gate using a CMOS circuit Grant 11,152,942 - Nagarajan , et al. October 19, 2	2021-10-19
Non-volatile memory interface Grant 11,048,443 - Mittal , et al. June 29, 2	2021-06-29
Current-mirror based level shifter circuit and methods for implementing the same Grant 11,050,424 - Nagarajan , et al. June 29, 2	2021-06-29
Three-input Exclusive Nor/or Gate Using A Cmos Circuit App 20210167781 - Nagarajan; Hareharan ; et al.	2021-06-03
Unified Chip Enable, Address And Command Latch Enable Protocol For Nand Memory App 20200363987 - Mittal; Sajal ; et al.	2020-11-19
Unified chip enable, address and command latch enable protocol for nand memory Grant 10,817,223 - Mittal , et al. October 27, 2	2020-10-27
Flip flop circuit Grant 10,812,055 - Mittal , et al. October 20, 2	2020-10-20
Area And Power Efficient Circuits For High-density Standard Cell Libraries App 20200266185 - MITTAL; Sajal ; et al.	2020-08-20
Area and power efficient circuits for high-density standard cell libraries Grant 10,672,756 - Mittal , et al.	2020-06-02
Low voltage tolerant ultra-low power edge triggered flip-flop for standard cell library Grant 10,651,850 - Mittal , et al.	2020-05-12
Area And Power Efficient Circuits For High-density Standard Cell Libraries App 20200144245 - MITTAL; Sajal ; et al.	2020-05-07
Flip Flop App 20200136594 - Mittal; Sajal ; et al.	2020-04-30
Low Voltage Tolerant Ultra-low Power Edge Triggered Flip-flop For Standard Cell Library App 20200067507 - Mittal; Sajal ; et al.	2020-02-27
Sense amplifier flip-flop and method for fixing setup time violations in an integrated circuit Grant 10,566,959 - Mittal , et al. Feb	2020-02-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.