Mitsui; Katsuyoshi

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mitsui; Katsuyoshi.The latest application filed is for "semiconductor device".

Company Profile

0.28.12

Mitsui; Katsuyoshi - Kanagawa JP
Mitsui; Katsuyoshi - Tokyo JP
Mitsui; Katsuyoshi - Hyogo JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Semiconductor device Grant 9,467,090 - Oishi , et al. October 11, 2	2016-10-11
Semiconductor Device App 20150116041 - OISHI; Tsukasa ; et al.	2015-04-30
Semiconductor device having on-chip oscillator for producing clock signal Grant 8,963,650 - Oishi , et al. February 24, 2	2015-02-24
Semiconductor Device Having On-chip Oscillator For Producing Clock Signal App 20120299663 - OISHI; Tsukasa ; et al.	2012-11-29
Semiconductor device having on-chip oscillator for producing clock signal Grant 8,264,294 - Oishi , et al. September 11, 2	2012-09-11
Semiconductor Device App 20110193640 - OISHI; Tsukasa ; et al.	2011-08-11
Semiconductor device outputting oscillation signal Grant 7,728,678 - Mitsui June 1, 2	2010-06-01
Semiconductor Device Outputting Oscillation Signal App 20090128243 - MITSUI; Katsuyoshi	2009-05-21
Potential generating circuit capable of correctly controlling output potential Grant 6,937,088 - Hamamoto , et al. August 30, 2	2005-08-30
Potential generating circuit capable of correctly controlling output potential App 20050007190 - Hamamoto, Takeshi ; et al.	2005-01-13
Semiconductor device having substrate potential detection circuit less influenced by change in manufacturing conditions Grant 6,812,748 - Mitsui November 2, 2	2004-11-02
Potential generating circuit capable of correctly controlling output potential Grant 6,781,443 - Hamamoto , et al. August 24, 2	2004-08-24
Semiconductor device with a low-power operation mode Grant 6,765,432 - Mitsui July 20, 2	2004-07-20
Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor Grant 6,753,720 - Kono , et al. June 22, 2	2004-06-22
Semiconductor device including power supply circuit conducting charge pumping operation Grant 6,714,065 - Komiya , et al. March 30, 2	2004-03-30
Semiconductor device having substrate potential detection circuit less influenced by change in manufacturing conditions App 20040008076 - Mitsui, Katsuyoshi	2004-01-15
Semiconductor device with a low-power operation mode App 20040000946 - Mitsui, Katsuyoshi	2004-01-01
Potential generating circuit capable of correctly controlling output potential App 20030197551 - Hamamoto, Takeshi ; et al.	2003-10-23
Semiconductor memory device having self-refresh mode Grant 6,603,695 - Mitsui August 5, 2	2003-08-05
Semiconductor device including power supply circuit conducting charge pumping operation App 20030080803 - Komiya, Yuichiro ; et al.	2003-05-01
Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor App 20030071679 - Kono, Takashi ; et al.	2003-04-17
Semiconductor memory device having self-refresh mode App 20030043671 - Mitsui, Katsuyoshi	2003-03-06
Semiconductor device having a constant-current source circuit Grant 6,377,074 - Kono , et al. April 23, 2	2002-04-23
Semiconductor device having an internal voltage generating circuit Grant 6,297,624 - Mitsui , et al. October 2, 2	2001-10-02
Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor App 20010001545 - Kono, Takashi ; et al.	2001-05-24
Semiconductor memory device capable of accurate control of internally produced power supply potential Grant 6,229,753 - Kono , et al. May 8, 2	2001-05-08
Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor Grant 6,201,437 - Kono , et al. March 13, 2	2001-03-13
Semiconductor integrated circuit capable of rapidly rewriting data into memory cells Grant 6,195,298 - Furutani , et al. February 27, 2	2001-02-27
Voltage generating circuit for semiconductor integrated circuit device Grant 6,091,648 - Furutani , et al. July 18, 2	2000-07-18
Method of manufacturing a semiconductor device having vertical transistor with tubular double-gate Grant 5,480,838 - Mitsui January 2, 1	1996-01-02
Method of forming a thin film on surface of semiconductor substrate Grant 5,407,867 - Iwasaki , et al. April 18, 1	1995-04-18
Semiconductor device having vertical transistor with tubular double-gate Grant 5,382,816 - Mitsui January 17, 1	1995-01-17
MIS device having p channel MOS device and n channel MOS device with LDD structure and manufacturing method thereof Grant 5,296,401 - Mitsui , et al. March 22, 1	1994-03-22
Method of manufacturing an MIS device having lightly doped drain structure and conductive sidewall spacers Grant 5,217,913 - Watabe , et al. June 8, 1	1993-06-08
Method of fabricating semiconductor device having sidewall spacers and oblique implantation Grant 5,217,910 - Shimizu , et al. June 8, 1	1993-06-08
Method of manufacturing LDDFET having double sidewall spacers Grant 5,183,771 - Mitsui , et al. February 2, 1	1993-02-02
Apparatus for forming a thin film on surface of semiconductor substrate Grant 5,174,881 - Iwasaki , et al. December 29, 1	1992-12-29
MIS device having lightly doped drain structure Grant 5,146,291 - Watabe , et al. September 8, 1	1992-09-08
MIS semiconductor device Grant 5,089,865 - Mitsui , et al. February 18, 1	1992-02-18

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.