Mitra; Subhasish
Patent Applications and Registrations
Patent applications and USPTO patent grants for Mitra; Subhasish.The latest application filed is for "circuit and method for programming resistive memory cells".
- Mitra; Subhasish - Menlo Park CA
- Mitra; Subhasish - Palo Alto CA
- Mitra; Subhasish - Rancho Cordova CA
- Mitra; Subhasish - Folsom CA
| Patent | Date |
|---|---|
| Circuit and method for programming resistive memory cells Grant 11,217,307 - Vianello , et al. January 4, 2 | 2022-01-04 |
| Circuit And Method For Programming Resistive Memory Cells App 20210035638 - VIANELLO; Elisa ; et al. | 2021-02-04 |
| System-level validation of systems-on-a-chip (SoC) Grant 10,546,079 - Mitra , et al. Ja | 2020-01-28 |
| Post-silicon validation and debug using symbolic quick error detection Grant 10,528,448 - Mitra , et al. J | 2020-01-07 |
| Apparatus for detecting bugs in logic-based processing devices Grant 10,120,737 - Lin , et al. November 6, 2 | 2018-11-06 |
| SYSTEM-LEVEL VALIDATION OF SYSTEMS-ON-A-CHIP (SoC) App 20180165393 - MITRA; Subhasish ; et al. | 2018-06-14 |
| Post-silicon Validation And Debug Using Symbolic Quick Error Detection App 20180157574 - MITRA; Subhasish ; et al. | 2018-06-07 |
| System and method for testing a logic-based processing device Grant 9,928,150 - Lin , et al. March 27, 2 | 2018-03-27 |
| Multiple carbon nanotube transfer and its applications for making high-performance carbon nanotube field-effect transistor (CNFET), transparent electrodes, and three-dimensional integration of CNFETs Grant 9,748,421 - Mitra , et al. August 29, 2 | 2017-08-29 |
| Apparatus For Detecting Bugs In Logic-based Processing Devices App 20160245865 - LIN; HAI ; et al. | 2016-08-25 |
| System And Method For Testing A Logic-based Processing Device App 20150377961 - Lin; Hai ; et al. | 2015-12-31 |
| System and method for analyzing a nanotube logic circuit Grant 8,065,634 - Patil , et al. November 22, 2 | 2011-11-22 |
| Multiple Carbon Nanotube Transfer And Its Applications For Making High-performance Carbon Nanotube Field-effect Transistor (cnfet), Transparent Electrodes, And Three-dimensional Integration Of Cnfets App 20110133284 - MITRA; SUBHASISH ; et al. | 2011-06-09 |
| Nanotube logic circuits Grant 7,911,234 - Patil , et al. March 22, 2 | 2011-03-22 |
| Compacting circuit responses Grant 7,814,383 - Mitra , et al. October 12, 2 | 2010-10-12 |
| Compacting circuit responses Grant 7,574,640 - Mitra , et al. August 11, 2 | 2009-08-11 |
| System and shadow bistable circuits coupled to output joining circuit Grant 7,523,371 - Mitra , et al. April 21, 2 | 2009-04-21 |
| Error-detection flip-flop Grant 7,409,631 - Tschanz , et al. August 5, 2 | 2008-08-05 |
| System pulse latch and shadow pulse latch coupled to output joining circuit Grant 7,373,572 - Mak , et al. May 13, 2 | 2008-05-13 |
| System and scanout circuits with error resilience circuit Grant 7,278,076 - Zhang , et al. October 2, 2 | 2007-10-02 |
| System and shadow circuits with output joining circuit Grant 7,278,074 - Mitra , et al. October 2, 2 | 2007-10-02 |
| Reliability degradation compensation using body bias App 20070164371 - Tschanz; James W. ; et al. | 2007-07-19 |
| Error-detection flip-flop App 20070168848 - Tschanz; James ; et al. | 2007-07-19 |
| Stimulus generation Grant 7,240,260 - Mitra , et al. July 3, 2 | 2007-07-03 |
| Error detecting circuit Grant 7,188,284 - Mitra , et al. March 6, 2 | 2007-03-06 |
| Compacting circuit responses Grant 7,185,253 - Mitra , et al. February 27, 2 | 2007-02-27 |
| System and shadow circuits with output joining circuit App 20060168489 - Mitra; Subhasish ; et al. | 2006-07-27 |
| System pulse latch and shadow pulse latch coupled to output joining circuit App 20060168487 - Mak; Tak M. ; et al. | 2006-07-27 |
| Localizing error detection and recovery App 20060143551 - Biswas; Arijit ; et al. | 2006-06-29 |
| Compacting circuit responses App 20060036985 - Mitra; Subhasish ; et al. | 2006-02-16 |
| System and shadow bistable circuits coupled to output joining circuit App 20060015786 - Mitra; Subhasish ; et al. | 2006-01-19 |
| System and scanout circuits with error resilience circuit App 20060005103 - Zhang; Ming ; et al. | 2006-01-05 |
| Error detecting circuit App 20060005091 - Mitra; Subhasish ; et al. | 2006-01-05 |
| Word voter for redundant systems Grant 6,910,173 - Mitra , et al. June 21, 2 | 2005-06-21 |
| Compacting circuit responses App 20050055613 - Mitra, Subhasish ; et al. | 2005-03-10 |
| Stimulus generation App 20040117703 - Mitra, Subhasish ; et al. | 2004-06-17 |
| Compacting circuit responses App 20030188269 - Mitra, Subhasish ; et al. | 2003-10-02 |
| Word voter for redundant systems App 20020116683 - Mitra, Subhasish ; et al. | 2002-08-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 