Miryala; Sudheer

Patent Applications and Registrations

Patent applications and USPTO patent grants for Miryala; Sudheer.The latest application filed is for "data transfer in multi-node computer system".

Company Profile

0.9.7

Miryala; Sudheer - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fault containment and error handling in a partitioned system with shared resources Grant 7,380,001 - Masuyama , et al. May 27, 2	2008-05-27
Dynamic determination of memory mapped input output range granularity for multi-node computer system Grant 7,213,081 - Narasimhamurthy , et al. May 1, 2	2007-05-01
System and method for low overhead message passing between domains in a partitioned server Grant 7,194,517 - Conway , et al. March 20, 2	2007-03-20
Routing mechanism for static load balancing in a partitioned computer system with a fully connected network Grant 7,159,017 - Oi , et al. January 2, 2	2007-01-02
Data transfer in multi-node computer system Grant 7,076,576 - Nishimura , et al. July 11, 2	2006-07-11
System and method for partitioning a computer system into domains Grant 6,961,761 - Masuyama , et al. November 1, 2	2005-11-01
Mechanism to improve performance in a multi-node computer system Grant 6,862,634 - Farrell , et al. March 1, 2	2005-03-01
Method and system for logical partitioning of cache memory structures in a partitoned computer system Grant 6,754,776 - Conway , et al. June 22, 2	2004-06-22
Scalable and flexible method for address space decoding in a multiple node computer system Grant 6,742,101 - Miryala , et al. May 25, 2	2004-05-25
System and method for low overhead message passing between domains in a partitioned server App 20030023666 - Conway, Patrick N. ; et al.	2003-01-30
Data transfer in multi-node computer system App 20030023906 - Nishimura, Yukio ; et al.	2003-01-30
Hardware mechanism to improve performance in a multi-node computer system App 20030007457 - Farrell, Jeremy J. ; et al.	2003-01-09
Routing mechanism for static load balancing in a partitioned computer system with a fully connected network App 20030007493 - Oi, Hitoshi ; et al.	2003-01-09
Scalable and flexible method for address space decoding in a multiple node computer system App 20030005156 - Miryala, Sudheer ; et al.	2003-01-02
Dynamic determination of memory mapped input output range granularity for multi-node computer system App 20030005070 - Narasimhamurthy, Prabhunandan B. ; et al.	2003-01-02
Fault containment and error handling in a partitioned system with shared resources App 20020186711 - Masuyama, Kazunori ; et al.	2002-12-12

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.