Miro Panades; Ivan

Patent Applications and Registrations

Patent applications and USPTO patent grants for Miro Panades; Ivan.The latest application filed is for "frequency locked loop with fast reaction time".

Company Profile

2.10.10

Miro Panades; Ivan - Grenoble FR
Miro Panades; Ivan - Paris FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Frequency locked loop with fast reaction time Grant 11,146,278 - Miro Panades October 12, 2	2021-10-12
Circuit and method for credit-based flow control Grant 10,680,963 - Miro Panades	2020-06-09
Frequency locked loop with fast voltage/frequency transition Grant 10,454,486 - Miro Panades Oc	2019-10-22
Method for equipping registers of an integrated circuit to detect timing violations Grant 10,354,029 - Miro Panades July 16, 2	2019-07-16
Frequency Locked Loop With Fast Reaction Time App 20190165797 - MIRO PANADES; Ivan	2019-05-30
Frequency Locked Loop With Fast Voltage/frequency Transition App 20190089363 - MIRO PANADES; Ivan	2019-03-21
Optical data receiver with relative phase detector Grant 10,103,817 - Polster , et al. October 16, 2	2018-10-16
Method and device for improving synchronization in a communications link Grant 10,090,995 - Miro Panades October 2, 2	2018-10-02
Injection locked clock receiver Grant 10,090,992 - Polster , et al. October 2, 2	2018-10-02
Method And Device For Improving Synchronization In A Communications Link App 20180013545 - MIRO PANADES; Ivan	2018-01-11
Circuit And Method For Credit-based Flow Control App 20180013689 - MIRO PANADES; Ivan	2018-01-11
Method for characterizing the operation of a digital electronic circuit and digital electronic circuit Grant 9,823,301 - Miro Panades November 21, 2	2017-11-21
Optical Data Receiver With Relative Phase Detector App 20170180056 - Polster; Robert ; et al.	2017-06-22
Method For Equipping Registers Of An Integrated Circuit To Detect Timing Violations App 20170161416 - Miro Panades; Ivan	2017-06-08
Method For Characterizing The Operation Of A Digital Electronic Circuit And Digital Electronic Circuit App 20160349316 - MIRO PANADES; Ivan	2016-12-01
Injection Locked Clock Receiver App 20160294540 - Polster; Robert ; et al.	2016-10-06
System and method for managing correspondence between a cache memory and a main memory Grant 9,330,006 - Guthmuller , et al. May 3, 2	2016-05-03
System And Method For Managing Correspondence Between A Cache Memory And A Main Memory App 20150046657 - Guthmuller; Eric ; et al.	2015-02-12
Digital filter for reducting blocking artifacts in images Grant 7,725,515 - Miro Panades , et al. May 25, 2	2010-05-25
Control Device For Controlling A Buffer Memory App 20070283056 - MIRO PANADES; Ivan	2007-12-06

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.