Minshall; Ted

Patent Applications and Registrations

Patent applications and USPTO patent grants for Minshall; Ted.The latest application filed is for "systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity".

Company Profile

2.7.6

Minshall; Ted - Sherwood OR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity Grant 11,127,567 - Kang , et al. September 21, 2	2021-09-21
Systems And Methods For Suppressing Parasitic Plasma And Reducing Within-wafer Non-uniformity App 20200335304 - Kang; Hu ; et al.	2020-10-22
Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity Grant 10,665,429 - Kang , et al.	2020-05-26
Valve manifold deadleg elimination via reentrant flow path Grant 9,920,844 - Leeser , et al. March 20, 2	2018-03-20
Systems And Methods For Suppressing Parasitic Plasma And Reducing Within-wafer Non-uniformity App 20180068833 - Kang; Hu ; et al.	2018-03-08
Systems and methods for reducing backside deposition and mitigating thickness changes at substrate edges Grant 9,852,901 - Varadarajan , et al. December 26, 2	2017-12-26
Systems and methods for suppressing parasitic plasma and reducing within-wafer non-uniformity Grant 9,793,096 - Kang , et al. October 17, 2	2017-10-17
Wafer centering in pocket to improve azimuthal thickness uniformity at wafer edge Grant 9,698,042 - Baldasseroni , et al. July 4, 2	2017-07-04
Systems And Methods For Reducing Backside Deposition And Mitigating Thickness Changes At Substrate Edges App 20160372318 - VARADARAJAN; Sesha ; et al.	2016-12-22
Systems and methods for reducing backside deposition and mitigating thickness changes at substrate edges Grant 9,460,915 - Varadarajan , et al. October 4, 2	2016-10-04
Valve Manifold Deadleg Elimination Via Reentrant Flow Path App 20160147234 - Leeser; Karl ; et al.	2016-05-26
Systems and Methods for Suppressing Parasitic Plasma and Reducing Within-Wafer Non-Uniformity App 20160079036 - Kang; Hu ; et al.	2016-03-17
Systems And Methods For Reducing Backside Deposition And Mitigatingthickness Changes At Substrate Edges App 20160079057 - Varadarajan; Sesha ; et al.	2016-03-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.