MIN; Taehong
Patent Applications and Registrations
Patent applications and USPTO patent grants for MIN; Taehong.The latest application filed is for "method of fabricating three-dimensional semiconductor memory device".
- MIN; Taehong - Suwon-si KR
- Min; Taehong - Seoul KR
- Min; Taehong - Hwaseong-si KR
| Patent | Date |
|---|---|
| Method Of Fabricating Three-dimensional Semiconductor Memory Device App 20220190242 - KIM; Heejung ; et al. | 2022-06-16 |
| Light Source Device And Light Emission Control Method App 20220020318 - SASAOKA; Takayuki ; et al. | 2022-01-20 |
| Method of fabricating a semiconductor device with an overlay key pattern Grant 10,825,777 - Min , et al. November 3, 2 | 2020-11-03 |
| Method Of Fabricating Semiconductor Device App 20190363054 - MIN; TAEHONG ; et al. | 2019-11-28 |
| Methods of revising overlay correction data Grant 9,679,821 - Jung , et al. June 13, 2 | 2017-06-13 |
| Methods Of Revising Overlay Correction Data App 20160351455 - Jung; Woojin ; et al. | 2016-12-01 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 