loadpatents
name:-0.025588035583496
name:-0.016731977462769
name:-0.0062780380249023
Milstrey; Robert Patent Filings

Milstrey; Robert

Patent Applications and Registrations

Patent applications and USPTO patent grants for Milstrey; Robert.The latest application filed is for "system, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processor".

Company Profile
5.16.21
  • Milstrey; Robert - Folsom CA
  • Milstrey; Robert - Citrus Heights CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System, Apparatus And Method For Sensor-driven And Heuristic-based Minimum Energy Point Tracking In A Processor
App 20220075400 - Vangal; Sriram R. ;   et al.
2022-03-10
System, apparatus and method for sensor-driven and heuristic-based minimum energy point tracking in a processor
Grant 11,231,731 - Vangal , et al. January 25, 2
2022-01-25
Techniques in ensuring functional safety (fusa) systems
Grant 10,901,035 - Pappu , et al. January 26, 2
2021-01-26
System, Apparatus And Method For Sensor-Driven And Heuristic-Based Minimum Energy Point Tracking In A Processor
App 20200409399 - Vangal; Sriram R. ;   et al.
2020-12-31
System, apparatus and method for handshaking protocol for low power state transitions
Grant 10,739,836 - Pappu , et al. A
2020-08-11
Techniques In Ensuring Functional Safety (fusa) Systems
App 20200249276 - Kind Code
2020-08-06
Redundancy in distribution of voltage-frequency scaling parameters
Grant 10,732,699 - Pappu , et al.
2020-08-04
Redundancy In Distribution Of Voltage-frequency Scaling Parameters
App 20190265771 - Pappu; Lakshminarayana ;   et al.
2019-08-29
System, Apparatus And Method For Handshaking Protocol For Low Power State Transitions
App 20190041959 - Pappu; Lakshminarayana ;   et al.
2019-02-07
Method and apparatus for a zero voltage processor sleep state
Grant 9,874,925 - Jahagirdar , et al. January 23, 2
2018-01-23
Method and apparatus for a zero voltage processor sleep state
Grant 9,870,044 - Jahagirdar , et al. January 16, 2
2018-01-16
Method and apparatus for a zero voltage processor sleep state
Grant 9,841,807 - Jahagirdar , et al. December 12, 2
2017-12-12
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20170269672 - Jahagirdar; Sanjeev ;   et al.
2017-09-21
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20170017297 - Jahagirdar; Sanjeev ;   et al.
2017-01-19
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20160098075 - Jahagirdar; Sanjeev ;   et al.
2016-04-07
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20160091958 - Jahagirdar; Sanjeev ;   et al.
2016-03-31
Method and apparatus for a zero voltage processor
Grant 9,235,258 - Jahagirdar , et al. January 12, 2
2016-01-12
Method and apparatus for a zero voltage processor
Grant 9,223,390 - Jahagirdar , et al. December 29, 2
2015-12-29
Method and apparatus for a zero voltage processor
Grant 9,223,389 - Jahagirdar , et al. December 29, 2
2015-12-29
Method and apparatus for a zero voltage processor sleep state
Grant 9,141,180 - Jahagirdar , et al. September 22, 2
2015-09-22
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20150169043 - Jahagirdar; Sanjeev ;   et al.
2015-06-18
Method And Apparatus For A Zero Voltage Processor
App 20150058667 - Jahagirdar; Sanjeev ;   et al.
2015-02-26
Method And Apparatus For A Zero Voltage Processor
App 20150052377 - Jahagirdar; Sanjeev ;   et al.
2015-02-19
Method And Apparatus For A Zero Voltage Processor
App 20150006938 - Jahagirdar; Sanjeev ;   et al.
2015-01-01
Method and apparatus for powered off processor core mode
Grant 8,707,062 - Jahagirdar , et al. April 22, 2
2014-04-22
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20130013945 - Jahagirdar; Sanjeev ;   et al.
2013-01-10
Method And Apparatus For A Zero Voltage Processor Sleep State
App 20120072750 - Jahagirdar; Sanjeev ;   et al.
2012-03-22
Method and Apparatus for a Zero Voltage Processor Sleep State
App 20100146311 - Jahagirdar; Sanjeev ;   et al.
2010-06-10
Method and apparatus for a zero voltage processor sleep state
Grant 7,664,970 - Jahagirdar , et al. February 16, 2
2010-02-16
Method and apparatus to improve multi-CPU system performance for accesses to memory
Grant 7,404,047 - Dodd , et al. July 22, 2
2008-07-22
Method and apparatus for a zero voltage processor sleep state
App 20070157036 - Jahagirdar; Sanjeev ;   et al.
2007-07-05
Address decode
Grant 6,888,777 - Dodd , et al. May 3, 2
2005-05-03
Method and apparatus to improve multi-CPU system performance for accesses to memory
App 20040243768 - Dodd, James M. ;   et al.
2004-12-02
Address decode
App 20040042320 - Dodd, James M. ;   et al.
2004-03-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed