Milne; Roger B.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Milne; Roger B..The latest application filed is for "mosaic generation from user-created content".

Company Profile

0.76.3

Milne; Roger B. - Boulder CO

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
User-controlled movement of graphical objects Grant 10,089,965 - Ward , et al. October 2, 2	2018-10-02
Method and apparatus of graphical object selection in a web browser Grant 9,620,084 - Ballagh , et al. April 11, 2	2017-04-11
Non-language-based object search Grant 9,208,174 - Ballagh , et al. December 8, 2	2015-12-08
Mosaic generation from user-created content Grant 9,141,255 - Stroomer , et al. September 22, 2	2015-09-22
Mechanism for displaying visual clues to stacking order during a drag and drop operation Grant 8,947,452 - Ballagh , et al. February 3, 2	2015-02-03
System and method for intuitive manipulation of the layering order of graphics objects Grant 8,773,468 - Ballagh , et al. July 8, 2	2014-07-08
System and method for distributing and accessing files in a distributed storage system Grant 8,768,981 - Milne , et al. July 1, 2	2014-07-01
Efficiently detecting graphics objects near a selected point Grant 8,675,014 - Milne , et al. March 18, 2	2014-03-18
Drawing figures in computer-based drawing applications Grant 8,487,932 - Ward , et al. July 16, 2	2013-07-16
System-level hardware and software development and co-simulation system Grant 8,473,269 - Ou , et al. June 25, 2	2013-06-25
Drawing figures in computer-based drawing applications Grant 8,427,483 - Ward , et al. April 23, 2	2013-04-23
System and method for distributing and accessing files in a distributed storage system Grant 8,392,368 - Kelly , et al. March 5, 2	2013-03-05
System and method for distributing and accessing files in a distributed storage system Grant 8,290,919 - Kelly , et al. October 16, 2	2012-10-16
Method of abstracting a graphical object in a line art style suitable for printing and artwork-coloring Grant 8,207,969 - Ballagh , et al. June 26, 2	2012-06-26
Mosaic Generation From User-created Content App 20120159348 - Stroomer; Jeffrey D. ; et al.	2012-06-21
Method and Apparatus of Graphical Object Selection in a Web Browser App 20120079390 - Ballagh; Jonathan B. ; et al.	2012-03-29
Method and apparatus of graphical object selection in a web browser Grant 8,091,030 - Ballagh , et al. January 3, 2	2012-01-03
Method and apparatus of graphical object selection Grant 7,911,481 - Ballagh , et al. March 22, 2	2011-03-22
Translation of a program in a dynamically-typed language to a program in a hardware description language Grant 7,895,584 - Ma , et al. February 22, 2	2011-02-22
Using XTables to communicate in a high level modeling system Grant 7,895,564 - Stroomer , et al. February 22, 2	2011-02-22
Efficient communication of data between blocks in a high level modeling system Grant 7,870,522 - Kelly , et al. January 11, 2	2011-01-11
Using scripts for netlisting in a high-level modeling system Grant 7,797,677 - Ballagh , et al. September 14, 2	2010-09-14
Fast hardware co-simulation reset using partial bitstreams Grant 7,739,092 - Ballagh , et al. June 15, 2	2010-06-15
Method and apparatus for modeling multiple instances of an electronic circuit using an imperative programming language description Grant 7,725,869 - Milne , et al. May 25, 2	2010-05-25
Command buffering for hardware co-simulation Grant 7,707,019 - Ballagh , et al. April 27, 2	2010-04-27
Determination of data rate and data type in a high-level electronic design Grant 7,685,554 - Kelly , et al. March 23, 2	2010-03-23
Translation of high-level circuit design blocks into hardware description language Grant 7,685,541 - Stroomer , et al. March 23, 2	2010-03-23
Compile-time dispatch of operations on type-safe heterogeneous containers Grant 7,669,191 - Kelly , et al. February 23, 2	2010-02-23
Hardware and software implementation of an electronic design in a programmable logic device Grant 7,669,164 - Ma , et al. February 23, 2	2010-02-23
Point-to-point ethernet hardware co-simulation interface Grant 7,636,653 - Chan , et al. December 22, 2	2009-12-22
Embedding an interpreter within an application written in a different programming language Grant 7,627,852 - Stroomer , et al. December 1, 2	2009-12-01
Method and system for parameterization of imperative-language functions intended as hardware generators Grant 7,620,942 - Ma , et al. November 17, 2	2009-11-17
Shared memory interface in a programmable logic device using partial reconfiguration Grant 7,546,572 - Ballagh , et al. June 9, 2	2009-06-09
Method and apparatus for interfacing instruction processors and logic in an electronic circuit modeling system Grant 7,539,953 - Seng , et al. May 26, 2	2009-05-26
Component naming Grant 7,536,377 - Milne , et al. May 19, 2	2009-05-19
Programmatically specifying the state of graphical user interface (GUI) controls Grant 7,512,890 - Vogenthaler , et al. March 31, 2	2009-03-31
Correlation of data from design analysis tools with design blocks in a high-level modeling system Grant 7,493,578 - Milne , et al. February 17, 2	2009-02-17
Clock stabilization detection for hardware simulation Grant 7,478,030 - Ballagh , et al. January 13, 2	2009-01-13
Transformation of graphs representing an electronic design in a high modeling system Grant 7,444,603 - Kelly , et al. October 28, 2	2008-10-28
Hardware-based co-simulation on a PLD having an embedded processor Grant 7,437,280 - Ballagh , et al. October 14, 2	2008-10-14
Embedding a co-simulated hardware object in an event-driven simulator Grant 7,433,813 - Ballagh , et al. October 7, 2	2008-10-07
Method and apparatus for translating an imperative programming language description of a circuit into a hardware description Grant 7,395,521 - Ma , et al. July 1, 2	2008-07-01
Translation of high-level circuit design blocks into hardware description language Grant 7,386,814 - Stroomer , et al. June 10, 2	2008-06-10
Wireless dynamic boundary-scan topologies for field Grant 7,383,478 - Ballagh , et al. June 3, 2	2008-06-03
Vector transfer during co-simulation Grant 7,376,544 - Dick , et al. May 20, 2	2008-05-20
Co-simulation interface Grant 7,366,651 - Milne , et al. April 29, 2	2008-04-29
Efficient communication of data between blocks in a high level modeling system Grant 7,366,998 - Kelly , et al. April 29, 2	2008-04-29
Method of simulating bidirectional signals in a modeling system Grant 7,363,600 - Ballagh , et al. April 22, 2	2008-04-22
Shared memory for co-simulation Grant 7,346,482 - Ballagh , et al. March 18, 2	2008-03-18
Hardware co-simulation breakpoints in a high-level modeling system Grant 7,346,481 - Ballagh , et al. March 18, 2	2008-03-18
Vector interface to shared memory in simulating a circuit design Grant 7,343,572 - Stone , et al. March 11, 2	2008-03-11
Relocating blocks for netlist generation of an electronic system Grant 7,328,421 - Ballagh , et al. February 5, 2	2008-02-05
Communication between clock domains of an electronic circuit Grant 7,287,178 - Milne , et al. October 23, 2	2007-10-23
Embedding a hardware object in an application system Grant 7,284,225 - Ballagh , et al. October 16, 2	2007-10-16
Method of and apparatus for specifying clock domains in electronic circuit designs Grant 7,269,811 - Ballagh , et al. September 11, 2	2007-09-11
Translation of an electronic integrated circuit design into hardware Grant 7,207,015 - Ballagh , et al. April 17, 2	2007-04-17
HDL co-simulation in a high-level modeling system Grant 7,203,632 - Milne , et al. April 10, 2	2007-04-10
Simulation of integrated circuitry within a high-level modeling system using hardware description language circuit descriptions Grant 7,194,705 - Deepak , et al. March 20, 2	2007-03-20
Design partitioning for co-stimulation Grant 7,143,369 - Milne November 28, 2	2006-11-28
Incremental netlisting Grant 7,086,030 - Stroomer , et al. August 1, 2	2006-08-01
Compilation in a high-level modeling system Grant 7,082,594 - Milne , et al. July 25, 2	2006-07-25
Integrated circuit with overclocked dedicated logic circuitry Grant 7,068,071 - Milne , et al. June 27, 2	2006-06-27
Configurable address generator and circuit using same Grant 7,010,664 - Ballagh , et al. March 7, 2	2006-03-07
Translation of an electronic integrated circuit design into hardware description language using circuit description template Grant 7,007,261 - Ballagh , et al. February 28, 2	2006-02-28
Specification of the hierarchy, connectivity, and graphical representation of a circuit design Grant 7,003,751 - Stroomer , et al. February 21, 2	2006-02-21
Integrated circuit with overclocked dedicated logic circuitry Grant 6,911,840 - Milne , et al. June 28, 2	2005-06-28
Method and apparatus for providing an interface to an electronic design of an integrated circuit Grant 6,907,584 - Milne , et al. June 14, 2	2005-06-14
HDL Co-simulation in a high-level modeling system App 20040181385 - Milne, Roger B. ; et al.	2004-09-16

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.