Mills; Peter C.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Mills; Peter C..The latest application filed is for "technique for optimizing the phase of a data signal transmitted across a communication link".

Company Profile

0.25.11

Mills; Peter C. - San Jose CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Replicated stateless copy engine Grant 10,423,424 - Garlick , et al. Sept	2019-09-24
Systems and methods for voting among parallel threads Grant 10,152,328 - Nickolls , et al. Dec	2018-12-11
Indirect function call instructions in a synchronous parallel thread processor Grant 9,639,365 - Coon , et al. May 2, 2	2017-05-02
Technique for optimizing the phase of a data signal transmitted across a communication link Grant 9,407,427 - Kodani , et al. August 2, 2	2016-08-02
Flexible threshold counter for clock-and-data recovery Grant 9,184,907 - Mills , et al. November 10, 2	2015-11-10
Technique For Optimizing The Phase Of A Data Signal Transmitted Across A Communication Link App 20140233612 - KODANI; Gregory ; et al.	2014-08-21
Flexible Threshold Counter For Clock-and-data Recovery App 20140185633 - Mills; Peter C. ; et al.	2014-07-03
Internal Logic Analyzer with Programmable Window Capture App 20140164847 - Mills; Peter C. ; et al.	2014-06-12
Replicated Stateless Copy Engine App 20140095759 - GARLICK; Lincoln G. ; et al.	2014-04-03
Shared single-access memory with management of multiple parallel requests Grant 8,645,638 - Coon , et al. February 4, 2	2014-02-04
Dynamic load balancing of instructions for execution by heterogeneous processing engines Grant 8,578,387 - Mills , et al. November 5, 2	2013-11-05
Indirect Function Call Instructions In A Synchronous Parallel Thread Processor App 20130138926 - Coon; Brett W. ; et al.	2013-05-30
Lock mechanism to enable atomic updates to shared memory Grant 8,375,176 - Coon , et al. February 12, 2	2013-02-12
Indirect function call instructions in a synchronous parallel thread processor Grant 8,312,254 - Coon , et al. November 13, 2	2012-11-13
Systems And Methods For Voting Among Parallel Threads App 20120239909 - Nickolls; John R. ; et al.	2012-09-20
Shared Single-access Memory With Management Of Multiple Parallel Requests App 20120221808 - Coon; Brett W. ; et al.	2012-08-30
Scoreboard having size indicators for tracking sequential destination register usage in a multi-threaded processor Grant 8,225,076 - Coon , et al. July 17, 2	2012-07-17
Systems and methods for voting among parallel threads Grant 8,214,625 - Nickolls , et al. July 3, 2	2012-07-03
Systems and methods for voting among parallel threads Grant 8,200,947 - Nickolls , et al. June 12, 2	2012-06-12
Shared single-access memory with management of multiple parallel requests Grant 8,176,265 - Coon , et al. May 8, 2	2012-05-08
Lock Mechanism To Enable Atomic Updates To Shared Memory App 20120036329 - Coon; Brett W. ; et al.	2012-02-09
Shared memory with parallel access and access conflict resolution mechanism Grant 8,108,625 - Coon , et al. January 31, 2	2012-01-31
Lock mechanism to enable atomic updates to shared memory Grant 8,055,856 - Coon , et al. November 8, 2	2011-11-08
Shared Single Access Memory With Management Of Multiple Parallel Requests App 20110252204 - Coon; Brett W. ; et al.	2011-10-13
Scheduler in multi-threaded processor prioritizing instructions passing qualification rule Grant 7,949,855 - Mills , et al. May 24, 2	2011-05-24
Synchronization of threads in a cooperative thread array Grant 7,788,468 - Nickolls , et al. August 31, 2	2010-08-31
Processing an indirect branch instruction in a SIMD architecture Grant 7,761,697 - Coon , et al. July 20, 2	2010-07-20
Lock Mechanism to Enable Atomic Updates to Shared Memory App 20090240860 - Coon; Brett W. ; et al.	2009-09-24
Indirect Function Call Instructions in a Synchronous Parallel Thread Processor App 20090240931 - Coon; Brett W. ; et al.	2009-09-24
Tracking register usage during multithreaded processing using a scoreboard having separate memory regions and storing sequential register size indicators Grant 7,434,032 - Coon , et al. October 7, 2	2008-10-07
Scheduling instructions from multi-thread instruction buffer based on phase boundary qualifying rule for phases of math and data access operations with better caching Grant 7,366,878 - Mills , et al. April 29, 2	2008-04-29
Facility to allow fast execution of and, or, and test instructions Grant 6,233,675 - Munson , et al. May 15, 2	2001-05-15

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.