Mills; Duane R.
Patent Applications and Registrations
Patent applications and USPTO patent grants for Mills; Duane R..The latest application filed is for "memory device having 2-transistor vertical memory cell and shield structures".
Company Profile
11.26.18
- Mills; Duane R. - Shingle Springs CA
- Mills; Duane R. - Folsom CA
Patent Activity
| Patent | Date |
|---|---|
| Memory Device Having 2-transistor Vertical Memory Cell And Shield Structures App 20220278112 - Karda; Kamal M. ; et al. | 2022-09-01 |
| Demand Memory Page Size App 20220019349 - Mills; Duane R. ; et al. | 2022-01-20 |
| Memory cell sensing stress mitigation Grant 11,222,668 - Vimercati , et al. January 11, 2 | 2022-01-11 |
| On demand memory page size Grant 11,157,176 - Mills , et al. October 26, 2 | 2021-10-26 |
| Wear Leveling For Random Access And Ferroelectric Memory App 20210264960 - Fackenthal; Richard E. ; et al. | 2021-08-26 |
| Wear leveling Grant 11,003,361 - Fackenthal , et al. May 11, 2 | 2021-05-11 |
| Speculative Section Selection Within A Memory Device App 20210134386 - Fackenthal; Richard E. ; et al. | 2021-05-06 |
| Wear leveling for random access and ferroelectric memory Grant 10,971,203 - Fackenthal , et al. April 6, 2 | 2021-04-06 |
| Speculative Section Selection Within A Memory Device App 20200402606 - Fackenthal; Richard E. ; et al. | 2020-12-24 |
| Efficient Power Scheme For Redundancy App 20200401490 - Fackenthal; Richard E. ; et al. | 2020-12-24 |
| Speculative section selection within a memory device Grant 10,872,678 - Fackenthal , et al. December 22, 2 | 2020-12-22 |
| Wear Leveling App 20200159420 - Fackenthal; Richard E. ; et al. | 2020-05-21 |
| Wear leveling Grant 10,585,597 - Fackenthal , et al. | 2020-03-10 |
| Wear Leveling For Random Access And Ferroelectric Memory App 20190392882 - Fackenthal; Richard E. ; et al. | 2019-12-26 |
| On Demand Memory Page Size App 20190339866 - Mills; Duane R. ; et al. | 2019-11-07 |
| Wear Leveling App 20190332281 - Fackenthal; Richard E. ; et al. | 2019-10-31 |
| Wear leveling Grant 10,416,903 - Fackenthal , et al. Sept | 2019-09-17 |
| Techniques for sensing logic values stored in memory cells using sense amplifiers that are selectively isolated from digit lines Grant 10,410,709 - Vimercati , et al. Sept | 2019-09-10 |
| On demand memory page size Grant 10,394,456 - Mills , et al. A | 2019-08-27 |
| Wear leveling for random access and ferroelectric memory Grant 10,388,351 - Fackenthal , et al. A | 2019-08-20 |
| On Demand Memory Page Size App 20190065051 - Mills; Duane R. ; et al. | 2019-02-28 |
| Wear Leveling For Random Access And Ferroelectric Memory App 20190066752 - Fackenthal; Richard E. ; et al. | 2019-02-28 |
| Wear Leveling App 20190042107 - Fackenthal; Richard E. ; et al. | 2019-02-07 |
| Wear Leveling App 20190042109 - Fackenthal; Richard E. ; et al. | 2019-02-07 |
| Wear leveling Grant 10,198,195 - Fackenthal , et al. Fe | 2019-02-05 |
| Techniques For Sensing Logic Values Stored In Memory Cells Using Sense Amplifiers That Are Selectively Isolated From Digit Lines App 20180137906 - Vimercati; Daniele ; et al. | 2018-05-17 |
| Techniques for sensing logic values stored in memory cells using sense amplifiers that are selectively isolated from digit lines Grant 9,886,991 - Vimercati , et al. February 6, 2 | 2018-02-06 |
| Wireless interface to program phase-change memories Grant 8,331,857 - Abdulla , et al. December 11, 2 | 2012-12-11 |
| Providing in package power supplies for integrated circuits App 20110012670 - Eskildsen; Steven R. ; et al. | 2011-01-20 |
| Wireless Interface To Program Phase-change Memories App 20100291867 - Abdulla; Mostafa Naguib ; et al. | 2010-11-18 |
| Method for using an in package power supply to supply power to an integrated circuit and to a component Grant 7,823,279 - Eskildsen , et al. November 2, 2 | 2010-11-02 |
| Providing in package power supplies for integrated circuits App 20030184963 - Eskildsen, Steven R. ; et al. | 2003-10-02 |
| Synchronous interface for a nonvolatile memory Grant 6,564,285 - Mills , et al. May 13, 2 | 2003-05-13 |
| Asynchronous interface for a nonvolatile memory Grant 6,385,688 - Mills , et al. May 7, 2 | 2002-05-07 |
| Dynamic single bit per cell to multiple bit per cell memory Grant 6,097,637 - Bauer , et al. August 1, 2 | 2000-08-01 |
| Flash memory including a mode register for indicating synchronous or asynchronous mode of operation Grant 6,026,465 - Mills , et al. February 15, 2 | 2000-02-15 |
| Override signal for forcing a powerdown of a flash memory Grant 5,812,861 - Ishac , et al. September 22, 1 | 1998-09-22 |
| Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory Grant 5,696,917 - Mills , et al. December 9, 1 | 1997-12-09 |
| Pipelined read architecture for memory Grant 5,684,752 - Mills , et al. November 4, 1 | 1997-11-04 |
| Pipelined read architecture for memory Grant 5,592,435 - Mills , et al. January 7, 1 | 1997-01-07 |
| Method and circuitry for preventing propagation of undesired ATD pulses in a flash memory device Grant 5,563,843 - Fackenthal , et al. October 8, 1 | 1996-10-08 |
| Synchronous address latching for memory arrays Grant 5,497,355 - Mills , et al. March 5, 1 | 1996-03-05 |
| Nonvolatile memory with blocked redundant columns and corresponding content addressable memory sets Grant 5,347,484 - Kwong , et al. September 13, 1 | 1994-09-13 |
| Computer memory with status cell Grant 5,136,544 - Rozman , et al. August 4, 1 | 1992-08-04 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 